- 您现在的位置：买卖IC网 > PDF目录10978 > AD9911BCPZ (Analog Devices Inc)IC DDS 500MSPS DAC 10BIT 56LFCSP PDF资料下载
参数资料
| 型号： | AD9911BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/44页 |
| 文件大小： | 0K |
| 描述： | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 1 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 500MHz |
| 调节字宽（位）： | 32 b |
| 电源电压： | 1.71 V ~ 1.96 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 56-LFCSP-VQ（8x8） |
| 包装： | 托盘 |
| 配用： | AD9911/PCBZ-ND - BOARD EVAL FOR AD9911 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9911
Rev. 0 | Page 19 of 44
MODES OF OPERATION
SINGLE-TONE MODE
To configure the AD9911 in single-tone mode, the auxiliary
DDS cores (CH0, CH2, and CH3) must be disabled by using the
channel enable bits and digital powering down (CSR bit <7>)
the three auxiliary DDS cores. Only CH1 remains enabled. See
the Register Maps section for a description of the channel
enable bits in the channel select register or CSR (Register 0x00).
The channel enable bits are enabled or disabled immediately
after the CSR data byte is written. An I/O_UPDATE is not
required for channel enable bits.
The two main registers used in this mode, Register 0x04 and
Register 0x05, contain the frequency tuning word and the phase
offset word for CH1. The following is a basic protocol to program a
frequency tuning word and/or phase offset word for CH1.
1.
Power up the AD9911 and issue a master reset. A master
reset places the part in single-bit mode for serial
programming operations (refer to the I/O Modes of
Operation section). The frequency tuning word and phase
offset word for CH1 defaults to 0.
2.
Disable CH0, CH2, CH3 and enable CH1 using the
channel enable bits in Register 0x00.
3.
Using the I/O port, program the desired frequency tuning
word (Register 0x04) and/or the phase offset word
(Register 0x05) for CH1.
4.
Send an I/O update signal. CH1 should output its
programmed frequency and/or phase offset value, after a
pipeline delay (see Table 1).
Single-Tone Mode—Matched Pipeline Delay
In single-tone mode, the AD9911 offers matched pipeline delay
to the DAC input for all frequency, phase, and amplitude
changes. The result is that frequency, phase, and amplitude
changes arrive at the DAC input simultaneously. The feature is
enabled by asserting the match pipeline delay bit found in the
channel function register (CSR) (Register 0x03). This feature is
available in single-tone mode only.
SPURKILLER/MULTITONE MODE
For both SpurKiller and multitone mode, the frequency, phase
and amplitude settings of the auxiliary channels and the
primary channel use Register 0x04 Bits <31:0> for frequency
and Register 0x05 Bits <13:0> for phase. Note the channel
enable bits in the CSR register must be use to distinguish the
content of each channel. See the I/O Port section for details.
For multitone mode, the digital content of the three auxiliary
DDS channels are summed with the primary channel. Each
tone can be individually programmed for frequency, phase and
amplitude as well as individually modulated using the profile
examples.
Note the data align bits in Register 0x03 Bits <18:16>, provide a
coarse amplitude adjust setting for the auxiliary channels. These
bits default to clear; for multitone mode these bit should
typically be set.
For SpurKiller mode, the digital contents of the three auxiliary
DDS channels are attenuated and summed with the primary
channel. In this manner, harmonic spurs from the DAC can be
reduced. This is accomplished by matching the frequency of the
harmonic component, the amplitude, and the phase (180°
offset) of the desired spur on one of the SpurKiller channels.
Bench level observations and manipulation are required to
establish the optimal parameter settings for the SpurKiller
channel(s). The parameters are dependent on the fundamental
frequency and system clock frequency. The repeatability of
these settings on a unit-to-unit basis depends directly on the
SFDR variation of the DAC. The DAC on the AD9911 has
enough part-to-part SFDR variation that using a set of fixed
programming values across multiple devices will not
consistently improve SFDR.
Spur reduction performance on an individual device is stable
over supply and temperature. The SpurKiller/multitone mode
configuration is illustrated in Figure 36.
The amplitude of the auxiliary channels uses coarse and fine
adjustments to match the amplitude of the targeted spur. The
coarse adjust is implemented via the data align bits in Register
0x03 Bits <18:16>. The approximate amplitude of the auxiliary
channel is programmable between 60 dB and 12 dB com-
pared to the full-scale fundamental, per the following equation:
AMP = 60 dB + (D × 6 dB)
where AMP is the amplitude and D is the decimal value (0-7) of
the data align bits
For fine amplitude adjustments, the 10-bit output scalar
(multiplier) of the auxiliary channel in Register 0x06 Bit <0:9>
is used. The multiplier is enabled by Register 0x06 Bit <12>.
A single active SpurKiller channel targeting the second
harmonic is expressed as
fOUT = A × cos(ωt + Φ1) + B × cos(2ωt + Φ2) + B
× cos(2ωt + Φ2 + 180°) + (all other spurious components)
where B × cos(2ωt + Φ2 + 180°) represents the fundamental
tone of the SpurKiller channel.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B11-IY-F4 | CONVERTER MOD DC/DC 12V 50W |
| VE-B11-IY-F1 | CONVERTER MOD DC/DC 12V 50W |
| VE-2WZ-IY-F4 | CONVERTER MOD DC/DC 2V 20W |
| VE-2WZ-IY-F1 | CONVERTER MOD DC/DC 2V 20W |
| VE-2WZ-IX-F2 | CONVERTER MOD DC/DC 2V 30W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9911BCPZ-REEL7 | 功能描述:IC DDS 500MSPS DAC 10BIT 56LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD9912 | 制造商:AD 制造商全称:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer w/ 14-bit DAC |
| AD9912/PCBZ | 制造商:Analog Devices 功能描述:Evaluation Kit For 1 GSPS Direct Digital Synthesizer W/ 14-Bit DAC 制造商:Analog Devices 功能描述:EVAL KIT FOR 1 GSPS DIRECT DGTL SYNTHESIZER W/ 14BIT DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION BOARD AD9912 1GSPS DDS |
| AD9912A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9912 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| AD9912ABCPZ | 功能描述:IC DDS 1GSPS DAC 14BIT 64LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。