- 您现在的位置：买卖IC网 > PDF目录1895 > AD9991KCPZRL (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 56-LFCSP PDF资料下载
参数资料
| 型号： | AD9991KCPZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 33/60页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 56-LFCSP |
| 产品变化通告： | Product Discontinuance 27/Oct/2011 |
| 标准包装： | 2,500 |
| 类型： | CCD 信号处理器，10 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 56-LFCSP-VQ（8x8） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
AD9991
–39–
Updating of New Register Values
The AD9991’s internal registers are updated at different times,
depending on the particular register. Table XV summarizes the
four different types of register updates:
1. SCK Updated: Some of the registers in Bank 1 are updated
immediately, as soon as the 24th data bit (D23) is written.
These registers are used for functions that do not require
gating with the next VD boundry, such as power-up and reset
functions. These registers are lightly shaded in gray in the
Bank 1 register list.
The Bank Select register (addr 0x7F in Bank 1 and 2) is also
SCK updated.
2. VD Updated: Most of the registers in Bank 1, as well as
the Field registers in Bank 2, are updated at the next VD
falling edge. By updating these values at the next VD edge,
the current eld will not be corrupted and the new register
values will be applied to the next eld. The Bank 1 register
updates may be further delayed past the VD falling edge
by using the UPDATE register (addr 0x19). This will delay
the VD updated register updates to any HD line in the eld.
Note that the Bank 2 registers are not affected by the UPDATE
register.
3. SG-Line Updated: A few of the registers in Bank 1 are
updated at the end of the SG active line, at the HD falling
edge. These are the registers to control the SUBCK signal
so that the SUBCK output will not be updated until after
the SG line has been completed. These registers are darkly
shaded in gray in the Bank 1 register list.
4. SCP Updated: In Bank 2, all of the V-pattern group and
V-sequence registers (addr 0x00 through 0xCF, exclud-
ing 0x7F) are updated at the next SCP, where they will
be used. For example, in Figure 42, this eld has selected
Region 1 to use V-Sequence 3 for the vertical outputs.
This means that a write to any of the V-Sequence 3 reg-
isters, or any of the V-pattern group registers that are
referenced by V-Sequence 3 will be updated at SCP1. If
multiple writes are done to the same register, the last one
done before SCP1 will be the one that is updated. Likewise,
register writes to any V-Sequence 5 registers will be updated
at SCP2, and register writes to any V-Sequence 8 registers
will be updated at SCP3.
Table XV. Register Update Locations
Update Type
Register Bank
Description
SCK Updated
Bank 1 Only
Register is immediately updated when the 24th data bit (D23) is clocked in.
VD Updated
Bank 1 and Bank 2
Register is updated at the VD falling edge. VD updated registers in Bank 1 may be
delayed further by using the UPDATE register at address 0x19 in Bank 1. Bank 2
updates will not be affected by the UPDATE register.
SG Line Updated
Bank 1 Only
Register is updated at the HD falling edge at the end of the SG-active line.
SCP Updated
Bank 2 Only
Register is updated at the next SCP when the register will be used.
VD
REGION 0
HD
SCP 1
SCP 2
SCP 3
REGION 1
REGION 2
REGION 3
VSG
SGLINE
SCP 0
SERIAL
WRITE
SCK
UPDATED
SCP 0
VD
UPDATED
SG
UPDATED
SCP
UPDATED
V1–V6
USE VSEQ2
USE VSEQ3
USE VSEQ5
USE VSEQ8
Figure 42. Register Update Locations (See Table XV for Denitions)
REV. 0
相关PDF资料 |
PDF描述 |
|---|---|
| AD9992BBCZRL | IC CCD SGNL PROC 12BIT 105CSPBGA |
| AD9995KCPZ | IC CCD SIGNAL PROCESSOR 56-LFCSP |
| ADA4424-6ARUZ | IC FILTR VID6CH SD/ED/HD 38TSSOP |
| ADATE302-02BBCZ | IC DCL ATE 500MHZ DUAL 84CSPBGA |
| ADATE304BBCZ | IC DCL ATE 200MHZ DUAL 84CSPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9992 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992BBCZ | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9992BBCZRL | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9993BBCZ | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:ADC，DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA，CSPBGA 供应商器件封装:196-CSPBGA（12x12） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。