参数资料
型号: AD9991KCPZRL
厂商: Analog Devices Inc
文件页数: 44/60页
文件大小: 0K
描述: IC CCD SIGNAL PROCESSOR 56-LFCSP
产品变化通告: Product Discontinuance 27/Oct/2011
标准包装: 2,500
类型: CCD 信号处理器,10 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
安装类型: 表面贴装
封装/外壳: 56-VFQFN 裸露焊盘,CSP
供应商设备封装: 56-LFCSP-VQ(8x8)
包装: 带卷 (TR)
AD9991
–49–
Table XXXV. V-Pattern Group 9 (VPAT9) Register Map (continued)
Data Bit Default
Address Content
Value
Register Name
Description
79
[11:0]
0
V6TOG1_9
V5 Toggle Position 1
[23:12]
0
V6TOG2_9
V5 Toggle Position 2
7A
[11:0]
0
V6TOG3_9
V5 Toggle Position 3
[23:12]
0
V6TOG4_9
V5 Toggle Position 4
7B
[11:0]
0
V6TOG1_9
V6 Toggle Position 1
[23:12]
0
V6TOG2_9
V6 Toggle Position 2
7C
[11:0]
0
V6TOG3_9
V6 Toggle Position 3
[23:12]
0
V6TOG4_9
V6 Toggle Position 4
7D
[11:0]
0
FREEZE1_9
V1–V6 Freeze Position 1
[23:12]
0
RESUME1_9
V1–V6 Resume Position 1
7E
[11:0]
0
FREEZE2_9
V1–V6 Freeze Position 2
[23:12]
0
RESUME2_9
V1–V6 Resume Position 2
Table XXXVI. Register Map Selection (SCK Updated Register)
Data Bit Default
Address Content
Value
Register Name
Register Description
7F
[0]
0
BANKSELECT2
Register Bank Access from Bank 2 to Bank 1. 0 = Bank 1, 1 = Bank 2.
Table XXXVII. V-Sequence 0 (VSEQ0) Register Map
Data Bit Default
Address Content
Value
Register Name
Description
80
[1:0]
0
HBLKMASK_0
Masking Polarity during HBLK. H1 [0]. H3 [1].
[2]
0
CLPOBPOL_0
CLPOB Start Polarity
[3]
0
PBLKPOL_0
PBLK Start Polarity
[7:4]
0
VPATSEL_0
Selected V-Pattern Group for V-Sequence 0
[9:8]
0
VMASK_0
Enable Masking of V-Outputs (Specied by Freeze/Resume Registers)
[11:10]
0
HBLKALT_0
Enable HBLK Alternation
[23:12]
0
UNUSED
Unused
81
[11:0]
0
VPATREPO_0
Number of Selected V-Pattern Group Repetitions for Odd Lines
[23:12]
0
VPATREPE_0
Number of Selected V-Pattern Group Repetitions for Even Lines
82
[11:0]
0
VPATSTART_0
Start Position in the Line for the Selected V-Pattern Group
[23:12]
0
HDLEN_0
HD Line Length (Number of Pixels) for V-Sequence 0
83
[11:0]
0
PBLKTOG1_0
PBLK Toggle Position 1 for V-Sequence 0
[23:12]
0
PBLKTOG2_0
PBLK Toggle Position 2 for V-Sequence 0
84
[11:0]
0
HBLKTOG1_0
HBLK Toggle Position 1 for V-Sequence 0
[23:12]
0
HBLKTOG2_0
HBLK Toggle Position 2 for V-Sequence 0
85
[11:0]
0
HBLKTOG3_0
HBLK Toggle Position 3 for V-Sequence 0
[23:12]
0
HBLKTOG4_0
HBLK Toggle Position 4 for V-Sequence 0
86
[11:0]
0
HBLKTOG5_0
HBLK Toggle Position 5 for V-Sequence 0
[23:12]
0
HBLKTOG6_0
HBLK Toggle Position 6 for V-Sequence 0
87
[11:0]
0
CLPOBTOG1_0
CLPOB Toggle Position 1 for V-Sequence 0
[23:12]
0
CLPOBTOG2_0
CLPOB Toggle Position 2 for V-Sequence 0
REV. 0
相关PDF资料
PDF描述
AD9992BBCZRL IC CCD SGNL PROC 12BIT 105CSPBGA
AD9995KCPZ IC CCD SIGNAL PROCESSOR 56-LFCSP
ADA4424-6ARUZ IC FILTR VID6CH SD/ED/HD 38TSSOP
ADATE302-02BBCZ IC DCL ATE 500MHZ DUAL 84CSPBGA
ADATE304BBCZ IC DCL ATE 200MHZ DUAL 84CSPBGA
相关代理商/技术参数
参数描述
AD9992 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator
AD9992_07 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator
AD9992BBCZ 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG,串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件
AD9992BBCZRL 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG,串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件
AD9993BBCZ 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:ADC,DAC 输入类型:LVDS 输出类型:LVDS 接口:SPI 电流 - 电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:196-LFBGA,CSPBGA 供应商器件封装:196-CSPBGA(12x12) 标准包装:1