- 您现在的位置：买卖IC网 > PDF目录10940 > ADAU1381BCBZ-RL7 (Analog Devices Inc)IC AUDIO CODEC STEREO LN 30WLCSP PDF资料下载
参数资料
| 型号： | ADAU1381BCBZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 32/84页 |
| 文件大小： | 0K |
| 描述： | IC AUDIO CODEC STEREO LN 30WLCSP |
| 标准包装： | 1 |
| 类型： | 立体声音频 |
| 数据接口： | 串行，SPI? |
| 分辨率（位）： | 24 b |
| ADC / DAC 数量： | 2 / 2 |
| 三角积分调变： | 无 |
| S/N 比，标准 ADC / DAC (db)： | 97 / 100 |
| 动态范围，标准 ADC / DAC (db)： | 96.5 / 100 |
| 电压 - 电源，模拟： | 1.8 V ~ 3.65 V |
| 电压 - 电源，数字： | 1.63 V ~ 3.65 V |
| 工作温度： | -25°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 30-UFBGA，WLCSP |
| 供应商设备封装： | 30-WLCSP（3.4x2.64） |
| 包装： | 标准包装 |
| 配用： | EVAL-ADAU1381Z-ND - BOARD EVALUATION FOR ADAU1381 |
| 其它名称： | ADAU1381BCBZ-RL7DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
ADAU1381
Rev. B | Page 38 of 84
SERIAL DATA INPUT/OUTPUT PORTS
The flexible serial data input and output ports of the ADAU1381
can be set to accept or transmit data in 2-channel format or in a
4-channel or 8-channel TDM stream to interface to external ADCs
or DACs. Data is processed by default in twos complement, MSB
first format, unless otherwise configured in the control registers.
By default, the left channel data field precedes the right channel
data field in 2-channel streams. In TDM 4 mode, Slot 0 and Slot 1
are in the first half of the audio frame, and Slot 2 and Slot 3 are
in the second half of the audio frame. In TDM 8 mode, Slot 0 to
Slot 3 are in the first half of the audio frame, and Slot 4 to Slot 7
are in the second half of the frame. The serial modes and the
position of the data in the frame are set in Register 16405 (0x4015),
Serial Port Control 0; Register 16406 (0x4016), Serial Port Control 1;
Register 16407 (0x4017), Converter Control 0; and Register 16408
(0x4018), Converter Control 1.
The serial data clocks must be synchronous with the ADAU1381
master clock input. The LRCLK and BCLK pins are used to clock
both the serial input and output ports. The ADAU1381 can be
set as the master or the slave in a system. Because there is only
one set of serial data clocks, the input and output ports must
always be both master or both slave.
Register 16405 (0x4015), Serial Port Control 0, and Register
16406 (0x4016), Serial Port Control 1, allow control of clock
polarity and data input modes. The valid data formats are I2S,
left-justified, right-justified (24-/20-/18-/16-bit), and TDM. In
all modes except for the right-justified modes, the serial port
inputs an arbitrary number of audio data bits, up to a limit of 24.
Extra bits do not cause an error, but they are truncated internally.
The serial port can operate with an arbitrary number of BCLK
transitions in each LRCLK frame.
TDM MODES
The LRCLK in TDM mode can be input to the ADAU1381
either as a 50% duty cycle clock or as a bit-wide pulse.
When the LRCLK is set as a pulse, a 47 pF capacitor should be
connected between the LRCLK pin and ground, as shown in
Figure 46. This is necessary in both master and slave modes to
properly align the LRCLK signal to the serial data stream.
ADAU1381
LRCLK
BCLK
47pF
08
31
3-
0
44
Figure 46. TDM Pulse Mode LRCLK Capacitor Alignment
The ADAU1381 TDM implementation is a TDM audio stream.
Unlike a true TDM bus, its output does not become high imped-
ance during periods when it is not transmitting data.
In TDM 8 mode, the ADAU1381 can be a master for fS up to
48 kHz. Table 25 lists the modes in which the serial output port
can function.
Table 25. Serial Output Port Master/Slave Mode Capabilities
fS
2-Channel Modes (I2S, Left-
Justified, Right-Justified)
8-Channel TDM
48 kHz
Master and slave
96 kHz
Master and slave
Slave
Table 26 describes the proper configurations for standard audio
data formats. Right-justified modes must be configured manually
using Register 16406 (0x4016), Serial Port Control 1, Bits[7:5],
number of bit clock cycles per frame, and Bits[1:0], data delay
from LRCLK edge.
Table 26. Data Format Configurations
Format
LRCLK Polarity
LRCLK Mode
BCLK Polarity
BCLK Cycles/
Audio Frame
Data Delay from
LRCLK Edge
Frame begins on falling edge
50% duty cycle
Data changes
on falling edge
64
Delayed from LRCLK edge
by 1 BCLK
Left-Justified
(see Figure 48)
Frame begins on rising edge
50% duty cycle
Data changes
on falling edge
64
Aligned with LRCLK edge
Right-Justified
(see Figure 49)
Frame begins on rising edge
50% duty cycle
Data changes
on falling edge
64
Delayed from LRCLK edge
by 8, 12, or 16 BCLKs to
align LSB with right edge
of frame.
TDM with Clock
(see Figure 50)
Frame begins on falling edge
50% duty cycle
Data changes
on falling edge
64 to 256
Delayed from start of word
clock by 1 BCLK
TDM with Pulse
(see Figure 51)
Frame begins on rising edge
Pulse
Data changes
on falling edge
64 to 256
Delayed from start of word
clock by 1 BCLK
相关PDF资料 |
PDF描述 |
|---|---|
| ADAU1381BCBZ-RL | IC AUDIO CODEC STEREO LN 30WLCSP |
| VI-B3K-IW-B1 | CONVERTER MOD DC/DC 40V 100W |
| VI-B3H-IW-B1 | CONVERTER MOD DC/DC 52V 100W |
| VI-B3B-IW-B1 | CONVERTER MOD DC/DC 95V 100W |
| VE-J3B-IX-S | CONVERTER MOD DC/DC 95V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADAU1381BCPZ | 功能描述:IC AUDIO CODEC STEREO LN 32LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| ADAU1381BCPZ-RL | 功能描述:IC AUDIO CODEC STEREO LN 32LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| ADAU1381BCPZ-RL7 | 功能描述:IC AUDIO CODEC STEREO LN 32LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| ADAU1382BCPZ | 制造商:Analog Devices 功能描述:STEREO AUDIO CODEC FOR DIG STILL CAM - Trays 制造商:Analog Devices 功能描述:IC AUDIO CODEC 24BIT 96KHZ LFCSP-32 制造商:Analog Devices 功能描述:IC, AUDIO CODEC, 24BIT, 96KHZ, LFCSP-32, Audio CODEC Type:Stereo, No. of ADCs:2, 制造商:Analog Devices 功能描述:AUDIO CODEC |
| ADAU1382BCPZ-R7 | 制造商:Analog Devices 功能描述:STEREO AUDIO CODEC FOR DIG STILL CAM - Tape and Reel 制造商:Analog Devices 功能描述:AUDIO CODEC |
发布紧急采购，3分钟左右您将得到回复。