- 您现在的位置：买卖IC网 > PDF目录10939 > ADAU1961WBCPZ-RL (Analog Devices Inc)IC STEREO AUD CODEC LP 32LFCSP PDF资料下载
参数资料
| 型号： | ADAU1961WBCPZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/76页 |
| 文件大小： | 0K |
| 描述： | IC STEREO AUD CODEC LP 32LFCSP |
| 标准包装： | 5,000 |
| 类型： | 音频编解码器 |
| 数据接口： | I²C，串行，SPI? |
| 分辨率（位）： | 24 b |
| ADC / DAC 数量： | 2 / 2 |
| 三角积分调变： | 无 |
| S/N 比，标准 ADC / DAC (db)： | 98 / 98 |
| 动态范围，标准 ADC / DAC (db)： | 96 / 98 |
| 电压 - 电源，模拟： | 2.97 V ~ 3.63 V |
| 电压 - 电源，数字： | 2.97 V ~ 3.63 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-EP（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
Data Sheet
ADAU1961
Rev. A | Page 13 of 76
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
AG
ND
LIN
P
LIN
N
RI
NP
RI
NN
RAUX
RO
UT
P
RO
UT
N
S
CL
/CCL
K
S
DA/
CO
UT
ADDR1/
CDAT
A
L
RCL
K
BCL
K
DAC_S
DAT
A
ADC_S
DAT
A
DG
ND
PIN 1
INDICATOR
1
IOVDD
2
MCLK
3
ADDR0/CLATCH
4
JACKDET/MICIN
5
MICBIAS
6
LAUX
7
CM
8
AVDD
24 DVDDOUT
23 AVDD
22 AGND
21 MONOOUT
20 LHP
19 RHP
18 LOUTP
17 LOUTN
9
10
1
12
13
14
15
16
32
31
30
29
28
27
26
25
TOP VIEW
(Not to Scale)
ADAU1961
NOTES
1. THE EXPOSED PAD IS CONNECTED INTERNALLY TO THE
ADAU1961 GROUNDS. FOR INCREASED RELIABILITY OF THE
SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS
RECOMMENDED THAT THE PAD BE SOLDERED TO THE
GROUND PLANE.
08915-
007
Figure 7. Pin Configuration
Table 9. Pin Function Descriptions
Pin No.
Mnemonic
Type1
Description
1
IOVDD
PWR
Supply for Digital Input and Output Pins. The digital output pins are supplied from IOVDD,
which also sets the highest input voltage that should be seen on the digital input pins.
IOVDD should be set to 3.3 V. The current draw of this pin is variable because it is dependent
on the loads of the digital outputs. IOVDD should be decoupled to DGND with a 100 nF
capacitor and a 10 μF capacitor.
2
MCLK
D_IN
External Master Clock Input.
3
ADDR0/CLATCH
D_IN
I2C Address Bit 0 (ADDR0).
SPI Latch Signal (CLATCH). Must go low at the beginning of an SPI transaction and high at the
end of a transaction. Each SPI transaction can take a different number of CCLKs to complete,
depending on the address and read/write bit that are sent at the beginning of the SPI
transaction.
4
JACKDET/MICIN
D_IN
Detect Insertion/Removal of Headphone Plug (JACKDET).
Digital Microphone Stereo Input (MICIN).
5
MICBIAS
A_OUT
Bias Voltage for Electret Microphone.
6
LAUX
A_IN
Left Channel Single-Ended Auxiliary Input. Biased at AVDD/2.
7
CM
A_OUT
AVDD/2 V Common-Mode Reference. A 10 μF to 47 μF standard decoupling capacitor should
be connected between this pin and AGND to reduce crosstalk between the ADCs and DACs.
This pin can be used to bias external analog circuits, as long as they are not drawing current
from CM (for example, the noninverting input of an op amp).
8
AVDD
PWR
3.3 V Analog Supply for DAC and Microphone Bias. This pin should be decoupled locally to
AGND with a 100 nF capacitor.
9
AGND
PWR
Analog Ground. The AGND and DGND pins can be tied together on a common ground plane.
AGND should be decoupled locally to AVDD with a 100 nF capacitor.
10
LINP
A_IN
Left Channel Noninverting Input or Single-Ended Input 0. Biased at AVDD/2.
11
LINN
A_IN
Left Channel Inverting Input or Single-Ended Input 1. Biased at AVDD/2.
12
RINP
A_IN
Right Channel Noninverting Input or Single-Ended Input 2. Biased at AVDD/2.
13
RINN
A_IN
Right Channel Inverting Input or Single-Ended Input 3. Biased at AVDD/2.
14
RAUX
A_IN
Right Channel Single-Ended Auxiliary Input. Biased at AVDD/2.
15
ROUTP
A_OUT
Right Line Output, Positive. Biased at AVDD/2.
16
ROUTN
A_OUT
Right Line Output, Negative. Biased at AVDD/2.
17
LOUTN
A_OUT
Left Line Output, Negative. Biased at AVDD/2.
18
LOUTP
A_OUT
Left Line Output, Positive. Biased at AVDD/2.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B2N-IX-B1 | CONVERTER MOD DC/DC 18.5V 75W |
| VE-J32-IX-S | CONVERTER MOD DC/DC 15V 75W |
| CS4270-DZZR | IC CODEC 24BIT 105DB 24-TSSOP |
| VI-B2N-IW-B1 | CONVERTER MOD DC/DC 18.5V 100W |
| VE-J31-IX-S | CONVERTER MOD DC/DC 12V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADAU1962AWBSTZ | 制造商:Analog Devices 功能描述:AUTOMOTIVE HIGH PERFORMANCE 12 DAC - Trays 制造商:Analog Devices 功能描述:IC DAC 80LQFP 制造商:Analog Devices 功能描述:DAC 24 BITS 48KHZ SPI LQFP 制造商:Analog Devices 功能描述:DAC, 24BIT, 192KSPS, LQFP-80, Resolution (Bits):24bit, Sampling Rate:192kSPS, Input Channel Type:Differential, Single Ended, Supply Voltage Range:3.14V to 3.46V, Digital IC Case Style:LQFP, No. of Pins:80, Data Interface:I2C, SPI |
| ADAU1962AWBSTZ-RL | 功能描述:24 Bit Digital to Analog Converter 12 80-LQFP (14x14) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 位数:24 数模转换器数:12 建立时间:- 输出类型:Voltage - Unbuffered 差分输出:是 数据接口:I2C， SPI 参考类型:内部 电压 - 电源，模拟:3.14 V ~ 3.46 V 电压 - 电源，数字:2.25 V ~ 3.46 V INL/DNL（LSB）:- 架构:三角积分 工作温度:-40°C ~ 125°C 封装/外壳:80-LQFP 供应商器件封装:80-LQFP（14x14） 标准包装:1,000 |
| ADAU1962WBSTZ | 功能描述:24 Bit Digital to Analog Converter 12 80-LQFP (14x14) 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 位数:24 数模转换器数:12 建立时间:- 输出类型:Voltage - Unbuffered 差分输出:是 数据接口:I2C， SPI 参考类型:内部 电压 - 电源，模拟:3.14 V ~ 3.46 V 电压 - 电源，数字:2.25 V ~ 3.46 V INL/DNL（LSB）:- 架构:三角积分 工作温度:-40°C ~ 125°C 封装/外壳:80-LQFP 供应商器件封装:80-LQFP（14x14） 标准包装:90 |
| ADAU1962WBSTZRL | 功能描述:24 Bit Digital to Analog Converter 12 80-LQFP (14x14) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 位数:24 数模转换器数:12 建立时间:- 输出类型:Voltage - Unbuffered 差分输出:是 数据接口:I2C， SPI 参考类型:内部 电压 - 电源，模拟:3.14 V ~ 3.46 V 电压 - 电源，数字:2.25 V ~ 3.46 V INL/DNL（LSB）:- 架构:三角积分 工作温度:-40°C ~ 125°C 封装/外壳:80-LQFP 供应商器件封装:80-LQFP（14x14） 标准包装:1,000 |
| ADAU1966 | 制造商:Analog Devices 功能描述:BOARD EVALUATION 16CH DAC ADAU1966 制造商:Analog Devices 功能描述:BOARD, EVALUATION, 16CH, DAC, ADAU1966 |
发布紧急采购，3分钟左右您将得到回复。