- 您现在的位置：买卖IC网 > PDF目录10938 > ADAV803ASTZ-REEL (Analog Devices Inc)IC CODEC AUDIO R-DVD 3.3V 64LQFP PDF资料下载
参数资料
| 型号： | ADAV803ASTZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/60页 |
| 文件大小： | 0K |
| 描述： | IC CODEC AUDIO R-DVD 3.3V 64LQFP |
| 标准包装： | 1,500 |
| 类型： | 音频编解码器 |
| 数据接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 数量： | 2 / 2 |
| 三角积分调变： | 无 |
| 动态范围，标准 ADC / DAC (db)： | 102 / 101 |
| 电压 - 电源，模拟： | 3 V ~ 3.6 V |
| 电压 - 电源，数字： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 带卷 (TR) |
| 配用： | EVAL-ADAV803EBZ-ND - BOARD EVALUATION FOR ADAV803 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
ADAV803
Rev. A | Page 18 of 60
DAC SECTION
The ADAV803 has two DAC channels arranged as a stereo pair
with single-ended analog outputs. Each channel has its own
independently programmable attenuator, adjustable in 128 steps
of 0.375 dB per step. The DAC can receive data from the
playback or auxiliary input ports, the SRC, the ADC, or the
DIR. Each analog output pin sits at a dc level of VREF, and
swings 1.0 V rms for a 0 dB digital input signal. A single op amp
third-order external low-pass filter is recommended to remove
high frequency noise present on the output pins. Note that the
use of op amps with low slew rate or low bandwidth can cause
high frequency noise and tones to fold down into the audio
band. Care should be taken in selecting these components.
The FILTD and VREF pins should be bypassed by external
capacitors to AGND. The FILTD pin is used to reduce the noise
of the internal DAC bias circuitry, thereby reducing the DAC
output noise. The voltage at the VREF pin can be used to bias
external op amps used to filter the output signals. For
applications in which the VREF is required to drive external
op amps, which might draw more than 50 μA or have dynamic
load changes, extra buffering should be used to preserve the
quality of the ADAV803 reference.
The digital input data source for the DAC can be selected from
a number of available sources by programming the appropriate
bits in the datapath control register. Figure 27 shows how the
digital data source and the MCLK source for the DAC are
selected. Each DAC has an independent volume register giving
256 steps of control, with each step giving approximately
0.375 dB of attenuation. Note that the DACs are muted by
default to prevent unwanted pops, clicks, and other noises from
appearing on the outputs while the ADAV803 is being
configured. Each DAC also has a peak-level register that records
the peak value of the digital audio data. Reading the register
clears the peak.
Selecting a Sample Rate
Correct operation of the DAC is dependent upon the data rate
provided to the DAC, the master clock applied to the DAC, and
the selected interpolation rate. By default, the DAC assumes
that the MCLK rate is 256 times the sample rate, which requires
an 8× oversampling rate. This combination is suitable for
sample rates of up to 48 kHz.
For a 96 kHz data rate that has a 24.576 MHz MCLK (256 × fS)
associated with it, the DAC MCLK divider should be set to
divide the MCLK by 2. This prevents the DAC engine from
running too fast. To compensate for the reduced MCLK rate,
the interpolator should be selected to operate in 4 × (DAC
MCLK = 128 × fS). Similar combinations can be selected for
different sample rates.
04
75
6-
0
27
P
L
2I
NT
E
RNAL
P
L
1I
NT
E
RNAL
MC
L
K
I
XI
N
REG 0x76
BITS[7:5]
REG 0x65
BITS[3:2]
REG 0x63
BITS[5:3]
D
IR
P
L
(256
×
f
S
)
D
IR
P
L
(512
×
f
S
)
DIR
PLAYBACK
AUXILIARY IN
ADC
MCLK
DIVIDER
DAC
MCLK
DAC
INPUT
Figure 27. Clock and Datapath Control on the DAC
MULTI-BIT
Σ-Δ
MODULATOR
INTERPOLATOR
DAC
TO ZERO FLAG PINS
FROM DAC
DATA PATH
MULTIPLEXER
VOLUME/MUTE
CONTROL
PEAK
DETECTOR
ZERO DETECT
TO CONTROL
REGISTERS
ANALOG
OUTPUT
04
75
6-
0
28
Figure 28. DAC Block Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| AD1939YSTZRL | IC CODEC 24BIT ADC/DAC 64-LQFP |
| AD1937WBSTZ-RL | IC CODEC 4/ADC DIFF OUT 64-LQFP |
| AD1938WBSTZ-RL | IC CODEC 24BIT 4ADC/8DAC 48LQFP |
| AD1938YSTZRL | IC CODEC 24BIT 4ADC/8DAC 48LQFP |
| MCF5213LCVM80 | IC MCU 256K FLASH 80MHZ 81MAPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADAV804AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
| ADAV804ASTZ | 制造商:Analog Devices 功能描述: |
| ADB.1X40 | 制造商:FACOM 功能描述:SCREWDRIVER STUB POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1; Overall Length:90mm; Blade Length:40mm; SVHC:No SVHC (19-Dec-2012); Range:PZ1; Screwdriver Type:Pozi; Tip / Nozzle Size:PZ1; Tip / Nozzle Style:Pozidriv ;RoHS Compliant: NA |
| ADB0039 | 制造商:AVOCENT 功能描述:Cyclades - Crossover adapter - RJ-45 (M) - RJ-45 (F) |
| ADB-1 | 制造商:IDEC CORPORATION 功能描述:LACHING BEAM ATTACH |
发布紧急采购，3分钟左右您将得到回复。