- 您现在的位置：买卖IC网 > PDF目录378277 > ADC0811CCV (NATIONAL SEMICONDUCTOR CORP) 8-Bit Serial I/O A/D Converter With 11-Channel Multiplexer PDF资料下载
参数资料
| 型号： | ADC0811CCV |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | ADC |
| 英文描述： | 8-Bit Serial I/O A/D Converter With 11-Channel Multiplexer |
| 中文描述： | 11-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC20 |
| 封装： | PLASTIC, LCC-20 |
| 文件页数： | 9/14页 |
| 文件大小： | 323K |
| 代理商： | ADC0811CCV |
Functional Description
1.0 DIGITAL INTERFACE
The ADC0811 uses five input/output pins to implement the
serial interface. Taking chip select (CS) low enables the I/O
data lines (DO and DI) and the serial clock input (S
CLK
). The
result of the last conversion is transmitted by the A/D on the
DO line, while simultaneously the DI line receives the ad-
dress data that selects the mux channel for the next conver-
sion. The mux address is shifted in on the rising edge of
S
CLK
and the conversion data is shifted out on the falling
edge. It takes eight S
CLK
cycles to complete the serial I/O.
A second clock (
w
2
) controls the SAR during the conversion
process and must be continuously enabled.
1.1 CONTINUOUS S
CLK
With a continuous S
CLK
input CS must be used to synchro-
nize the serial data exchange (seeFigure 1). The ADC0811
recognizes a valid CS one to three
w
2
clock periods after
the actual falling edge of CS. This is implemented to ensure
noise immunity of the CS signal. Any spikes on CS less than
one
w
2
clock period will be ignored. CS must remain low
during the complete I/O exchange which takes eight S
CLK
cycles. Although CS is not immediately acknowledged for
the purpose of starting a new conversion, the falling edge of
CS immediately enables DO to output the MSB (D7) of the
previous conversion.
The first S
CLK
rising edge will be acknowledged after a set-
up time (t
set-up
) has elapsed from the falling edge of CS.
This and the following seven S
CLK
rising edges will shift in
thechanneladdressfortheanalogmultiplexer.Sincethereare
12 channels only four address bits are utilized. The first four
S
CLK
cycles clock in the mux address, during the next four
S
CLK
cyclestheanaloginputisselectedandsampled.During
this mux address/sample cycle, data from the last conver-
sion is also clocked out on DO. Since D7 was clocked out
on the falling edge of CS only data bits D6–D0 remain to be
received. The following seven falling edges of S
CLK
shift out
this data on DO.
The 8th S
CLK
falling edge initiates the beginning of the A/D’s
actual conversion process which takes between 48 to 64
w
2
cycles (T
C
). During this time CS can go high to TRI-STATE
DO and disable the S
CLK
input or it can remain low. If CS is
held low a new I/O exchange will not start until the conver-
sion sequence has been completed, however once the con-
version ends serial I/O will immediately begin. Since there is
an ambiguity in the conversion time (T
C
) synchronizing the
data exchange is impossible. Therefore CS should go high
before the 48th
w
2
clock has elasped and return low after
the 64th
w
2
to synchronize serial communication.
A conversion or I/O operation can be aborted at any time by
strobing CS. If CS is high or low less than one
w
2
clock it will
be ignored by the A/D. If the CS is strobed high or low
between 1 to 3
w
2
clocks the A/D may or may not respond.
Therefore CS must be strobed high or low greater than 3
w
2
clocks to ensure recognition. If a conversion or I/O ex-
change is aborted while in process the consequent data
output will be erroneous until a complete conversion se-
quence has been implemented.
1.2 DISCONTINUOUS S
CLK
Another way to accomplish synchronous serial communica-
tion is to tie CS low continuously and disable S
CLK
after its
8th falling edge (see Figure 2). S
CLK
must remain low for
TL/H/5587–18
FIGURE 1
TL/H/5587–19
FIGURE 2
9
相关PDF资料 |
PDF描述 |
|---|---|
| ADC08131CIWM | 8-Bit High-Speed Serial I/O A/D Converters with Multiplexer Options, Voltage Reference, and Track/Hold Function |
| ADC08134CIWM | 8-Bit High-Speed Serial I/O A/D Converters with Multiplexer Options, Voltage Reference, and Track/Hold Function |
| ADC08138CIWM | 8-Bit High-Speed Serial I/O A/D Converters with Multiplexer Options, Voltage Reference, and Track/Hold Function |
| ADC08131 | 8-Bit High-Speed Serial I/O A/D Converters with Multiplexer Options, Voltage Reference, and Track/Hold Function(8位高速串行输入/输出A/D转换器带多路选择，电压基准和跟踪/保持功能) |
| ADC08134 | 8-Bit High-Speed Serial I/O A/D Converters with Multiplexer Options, Voltage Reference, and Track/Hold Function(8位高速串行输入/输出A/D转换器带多路选择，电压基准和跟踪/保持功能) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADC0811CJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 8-Bit |
| ADC08131 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit High-Speed Serial I/O A/D Converters with Multiplexer Options, Voltage Reference, and Track/Hold Function |
| ADC08131CIWM | 功能描述:IC ADC 8BIT HS SERIAL I/O 14SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| ADC08131CIWM/NOPB | 制造商:Texas Instruments 功能描述:ADC Single SAR 8-bit Serial 14-Pin SOIC |
| ADC08131CIWMX | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter， 8-Bit |
发布紧急采购，3分钟左右您将得到回复。