参数资料
型号: ADCMP563BCPZ-R2
厂商: Analog Devices Inc
文件页数: 2/16页
文件大小: 0K
描述: IC COMPARATOR ECL DUAL 16LFCSP
标准包装: 250
类型: 带锁销
元件数: 2
输出类型: 补充型,差分,ECL,开路发射极
电压 - 电源,单路/双路(±): ±4.75 V ~ 5.25 V
电流 - 静态(最大值): 5mA
磁滞: ±1mV
封装/外壳: 16-VFQFN 裸露焊盘,CSP
安装类型: 表面贴装
包装: 带卷 (TR)
ADCMP563/ADCMP564
Rev. C | Page 10 of 16
TIMING INFORMATION
50%
VREF ± VOS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
LATCH ENABLE
tH
tPDL
tPDH
tPLOH
tPLOL
tR
tF
VIN
VOD
tS
tPL
04650-0-003
Figure 20. System Timing Diagram
Figure 20 shows the compare and latch features of the ADCMP563. Table 4 describes the terms in the diagram.
Table 4. Timing Descriptions
Symbol
Timing
Description
tPDH
Input-to-Output High Delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output low-to-high transition.
tPDL
Input-to-Output Low Delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output high-to-low transition.
tPLOH
Latch Enable to Output High Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
tPLOL
Latch Enable to Output Low Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
tH
Minimum Hold Time
Minimum time after the negative transition of the latch enable signal that the input signal
must remain unchanged to be acquired and held at the outputs.
tPL
Minimum Latch Enable Pulse Width
Minimum time the latch enable signal must be high to acquire an input signal change.
tS
Minimum Setup Time
Minimum time before the negative transition of the latch enable signal that an input
signal change must be present to be acquired and held at the outputs.
tR
Output Rise Time
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points.
tF
Output Fall Time
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points.
VOD
Voltage Overdrive
Difference between the differential input and reference input voltages.
相关PDF资料
PDF描述
ISL4221EIRZ IC TXRX 1TX/1RX 3V RS-232 16-QFN
LT685CN IC COMP HI-SPD ECL OUTPUT 16-DIP
LTC2499IUHF#PBF IC ADC 24BIT DELTA SIG 38-QFN
ISL41334IRZ-T TRANSISTOR ESD SGL/DUAL 40-QFN
LT1721IS IC COMP R-RINOUT QUAD 16-SOIC
相关代理商/技术参数
参数描述
ADCMP563BCPZ-RL7 功能描述:校验器 IC Dual High Speed ECL Comparator RoHS:否 制造商:STMicroelectronics 产品: 比较器类型: 通道数量: 输出类型:Push-Pull 电源电压-最大:5.5 V 电源电压-最小:1.1 V 补偿电压(最大值):6 mV 电源电流(最大值):1350 nA 响应时间: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SC-70-5 封装:Reel
ADCMP563BCPZ-WP 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADCMP563BRQ 功能描述:IC COMPARATOR ECL DUAL 16QSOP RoHS:否 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS,推挽式,满摆幅,TTL 电压 - 电源,单路/双路(±):2.5 V ~ 5.5 V,±1.25 V ~ 2.75 V 电压 - 输入偏移(最小值):5mV @ 5.5V 电流 - 输入偏压(最小值):1pA @ 5.5V 电流 - 输出(标准):- 电流 - 静态(最大值):24µA CMRR, PSRR(标准):80dB CMRR,80dB PSRR 传输延迟(最大):450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA,CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586
ADCMP563BRQZ 功能描述:IC COMPARATOR ECL DUAL 16QSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:带电压基准 元件数:4 输出类型:开路漏极 电压 - 电源,单路/双路(±):2.5 V ~ 11 V,±1.25 V ~ 5.5 V 电压 - 输入偏移(最小值):10mV @ 5V 电流 - 输入偏压(最小值):- 电流 - 输出(标准):0.015mA @ 5V 电流 - 静态(最大值):8.5µA CMRR, PSRR(标准):80dB CMRR,80dB PSRR 传输延迟(最大):- 磁滞:- 工作温度:0°C ~ 70°C 封装/外壳:16-SOIC(0.154",3.90mm 宽) 安装类型:表面贴装 包装:管件 产品目录页面:1386 (CN2011-ZH PDF)
ADCMP564 制造商:AD 制造商全称:Analog Devices 功能描述:Dual High Speed ECL Comparators