- 您现在的位置：买卖IC网 > PDF目录10737 > ADCMP607BCPZ-WP (Analog Devices Inc)IC COMP TTL/CMOS 1CHAN 12-LFCSP PDF资料下载
参数资料
| 型号： | ADCMP607BCPZ-WP |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/16页 |
| 文件大小： | 0K |
| 描述： | IC COMP TTL/CMOS 1CHAN 12-LFCSP |
| 标准包装： | 50 |
| 类型： | 带锁销 |
| 元件数： | 1 |
| 输出类型： | CML，补充型，满摆幅 |
| 电压 - 电源，单路/双路(±)： | 2.5 V ~ 5.5 V |
| 电压 - 输入偏移（最小值）： | 5mV @ 2.5V |
| 电流 - 输入偏压（最小值）： | 5µA @ 2.5V |
| 电流 - 输出（标准）： | 50mA |
| 电流 - 静态（最大值）： | 1.5mA |
| CMRR, PSRR（标准）： | 50dB CMRR，50dB PSRR |
| 传输延迟（最大）： | 2.1ns |
| 磁滞： | 100µV |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 12-VFQFN 裸露焊盘，CSP |
| 安装类型： | 表面贴装 |
| 包装： | 托盘 - 晶粒 |
ADCMP606/ADCMP607
Rev. A | Page 12 of 16
The hysteresis control pin appears as a 1.25 V bias voltage seen
through a series resistance of 70 kΩ ± 20% throughout the
hysteresis control range. The advantages of applying hysteresis in
this manner are improved accuracy, improved stability, reduced
component count, and maximum versatility. An external bypass
capacitor is not recommended on the LE/HYS pin because it
impairs the latch function and often degrades the jitter perform-
ance of the device. As described in the Using/Disabling the
Latch Feature section, hysteresis control need not compromise
the latch function.
CROSSOVER BIAS POINTS
In both op amps and comparators, rail-to-rail inputs of this type
have a dual front-end design. Certain devices are active near the
VCCI rail and others are active near the VEE rail. At some predeter-
mined point in the common-mode range, a crossover occurs. At
this point, normally VCCI/2, the direction of the bias current
reverses and the measured offset voltages and currents change.
The ADCMP606/ADCMP607 comparators slightly elaborate
on this scheme. Crossover points are found at approximately
0.6 V and 1.6 V common mode.
MINIMUM INPUT SLEW RATE REQUIREMENT
With the rated load capacitance and normal good PCB design
practice, as discussed in the Optimizing Performance section,
these comparators should be stable at any input slew rate with
no hysteresis. Broadband noise from the input stage is observed
in place of the violent chattering seen with most other high
speed comparators. With additional capacitive loading or poor
bypassing, oscillation is observed. This oscillation is due to the
high gain bandwidth of the comparator in combination with
feedback parasitics in the package and PC board. In many
applications, chattering is not harmful.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JNR-MY-F4 | CONVERTER MOD DC/DC 7.5V 50W |
| VI-BWY-MW-B1 | CONVERTER MOD DC/DC 3.3V 66W |
| VI-JNR-MY-F2 | CONVERTER MOD DC/DC 7.5V 50W |
| VI-BWW-MY-B1 | CONVERTER MOD DC/DC 5.5V 50W |
| VI-JNR-MY-F1 | CONVERTER MOD DC/DC 7.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADCMP608 | 制造商:AD 制造商全称:Analog Devices 功能描述:Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator |
| ADCMP608_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator |
| ADCMP608BKSZ-R2 | 功能描述:IC COMP TTL/CMOS R-R SGL SC70-6 RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 标准包装:25 系列:- 类型:带电压基准 元件数:4 输出类型:CMOS，开路漏极，TTL 电压 - 电源，单路/双路(±):2 V ~ 11 V，±1 V ~ 5.5 V 电压 - 输入偏移（最小值）:10mV @ 5V 电流 - 输入偏压（最小值）:- 电流 - 输出（标准）:0.015mA @ 5V 电流 - 静态（最大值）:8.5µA CMRR, PSRR（标准）:80dB CMRR，80dB PSRR 传输延迟（最大）:12µs 磁滞:50mV 工作温度:0°C ~ 70°C 封装/外壳:16-DIP（0.300"，7.62mm） 安装类型:通孔 包装:管件 |
| ADCMP608BKSZ-REEL | 制造商:AD 制造商全称:Analog Devices 功能描述:Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator |
| ADCMP608BKSZ-REEL7 | 功能描述:IC COMPARATOR TTL/CMOS SC70-6 RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 标准包装:1 系列:- 类型:通用 元件数:1 输出类型:CMOS，开路集电极，TTL 电压 - 电源，单路/双路(±):2.7 V ~ 5.5 V 电压 - 输入偏移（最小值）:7mV @ 5V 电流 - 输入偏压（最小值）:0.25µA @ 5V 电流 - 输出（标准）:84mA @ 5V 电流 - 静态（最大值）:120µA CMRR, PSRR（标准）:- 传输延迟（最大）:600ns 磁滞:- 工作温度:-40°C ~ 85°C 封装/外壳:SC-74A，SOT-753 安装类型:表面贴装 包装:剪切带 (CT) 产品目录页面:1268 (CN2011-ZH PDF) 其它名称:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
发布紧急采购，3分钟左右您将得到回复。