参数资料
型号: ADE7156ASTZF16-RL
厂商: Analog Devices Inc
文件页数: 34/152页
文件大小: 0K
描述: IC ENERGY METER 64-LQFP
产品变化通告: Product Discontinuance 27/Oct/2011
标准包装: 1,500
输入阻抗: *
测量误差: *
电压 - 高输入/输出: *
电压 - 低输入/输出: *
电流 - 电源: *
电源电压: *
测量仪表类型: *
工作温度: *
安装类型: 表面贴装
封装/外壳: 64-LQFP
供应商设备封装: 64-LQFP(10x10)
包装: 带卷 (TR)
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
Battery Switchover and Power Supply Restored
PSM Interrupt
The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 can be configured to generate a PSM interrupt when
the source of V SWOUT changes from V DD to V BAT , indicating
battery switchover. Setting the EBSO bit in the power manage-
ment interrupt enable SFR (IPSME, Address 0xEC) enables this
event to generate a PSM interrupt (see Table 21).
The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 can also be configured to generate an interrupt when
the source of V SWOUT changes from V BAT to V DD , indicating that
the V DD power supply has been restored. Setting the EPSR bit in
the power management interrupt enable SFR (IPSME, Address
0xEC) enables this event to generate a PSM interrupt.
The flags in the IPSMF SFR for these interrupts, FBSO and
FPSR, are set regardless of whether the respective enable bits
have been set. The battery switchover and power supply restore
event flags, FBSO and FPSR, are latched. These events must be
cleared by writing a 0 to these bits. Bit 6 (VSWSOURCE) in the
peripheral configuration SFR (PERIPH, Address 0xF4) tracks
the source of V SWOUT . The bit is set when V SWOUT is connected to
V DD and cleared when V SWOUT is connected to V BAT .
V DCIN ADC PSM Interrupt
The ADE7156/ADE7166/ADE7169/ADE7566/ADE7569 can be
configured to generate a PSM interrupt when V DCIN changes
magnitude by more than a configurable threshold. This threshold
is set in the temperature and supply delta SFR (DIFFPROG,
Address 0xF3), which is described in Table 50. See the External
Voltage Measurement section for more information. Setting the
EVADC bit in the power management interrupt enable SFR
(IPSME, Address 0xEC) enables this event to generate a PSM
interrupt. Note that this feature is not available in the ADE7116.
The V DCIN voltage is measured using a dedicated ADC. These
measurements take place in the background at intervals to check
the change in V DCIN . Conversions can also be initiated by writing to
V BAT Monitor PSM Interrupt
The V BAT voltage is measured using a dedicated ADC. These
measurements take place in the background at intervals to
check the change in V BAT . The FBAT bit is set when the battery
level is lower than the threshold set in the battery detection
threshold SFR (BATVTH, Address 0xFA), described in Table 52,
or when a new measurement is ready in the battery ADC value
SFR (BATADC, Address 0xDF), described in Table 54. See the
Battery Measurement section for more information. Setting the
EBAT bit in the power management interrupt enable SFR
(IPSME, Address 0xEC) enables this event to generate a PSM
interrupt. Note that this feature is not available in the ADE7116.
V DCIN Monitor PSM Interrupt
The V DCIN voltage is monitored by a comparator. The FVDCIN
bit in the power management interrupt flag SFR (IPSMF,
Address 0xF8) is set when the V DCIN input level is lower than
1.2 V. Setting the EVDCIN bit in the IPSME SFR enables this
event to generate a PSM interrupt. This event, which is associated
with the SAG monitoring, can be used to detect that a power
supply (V DD ) is compromised and to trigger further actions
prior to initiating a switch from V DD to V BAT . Note that this
feature is not available in the ADE7116.
SAG Monitor PSM Interrupt
The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 energy measurement DSP monitors the ac voltage
input at the V P and V N input pins. The SAGLVL register
(Address 0x14) is used to set the threshold for a line voltage
SAG event. The FSAG bit in the power management interrupt
flag SFR (IPSMF, Address 0xF8) is set if the line voltage stays
below the level set in the SAGLVL register for the number of
line cycles set in the SAGCYC register (Address 0x13). See the
Line Voltage SAG Detection section for more information.
Setting the ESAG bit in the power management interrupt enable
SFR (IPSME, Address 0xEC) enables this event to generate a
PSM interrupt.
the start ADC measurement SFR (ADCGO, Address 0xD8), as
described in Table 51. The FVADC flag in the power manage-
ment interrupt flag SFR (IPSMF, Address 0xF8) indicates when
a V DCIN measurement is ready. See the External Voltage
Measurement section for details on how V DCIN is measured.
Rev. B | Page 34 of 152
相关PDF资料
PDF描述
ADE7116ASTZF8-RL IC ENERGY METER 64-LQFP
ADE7116ASTZF8 IC ENERGY METER 64-LQFP
ADE5166ASTZF62-RL IC METER/8052/RTC/LCD DRV 64LQFP
ADE5166ASTZF62 IC METER/8052/RTC/LCD DRV 64LQFP
NCP699SN28T1G IC REG LDO 2.8V 240MA 5TSOP
相关代理商/技术参数
参数描述
ADE7156ASTZF8 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:*
ADE7156ASTZF8-RL 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:*
ADE7166 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
ADE7166ACPZF16 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver
ADE7166ACPZF161 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver