参数资料
型号: ADF4112BRUZ
厂商: Analog Devices Inc
文件页数: 15/28页
文件大小: 0K
描述: IC SYNTH PLL RF 3.0GHZ 16-TSSOP
标准包装: 96
类型: 时钟/频率合成器,RF
PLL:
输入: CMOS,TTL
输出: 时钟
电路数: 1
比率 - 输入:输出: 2:1
差分 - 输入:输出: 是/无
频率 - 最大: 3GHz
除法器/乘法器: 是/无
电源电压: 2.7 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 管件
产品目录页面: 551 (CN2011-ZH PDF)
配用: EVAL-ADF4112EBZ1-ND - BOARD EVAL FOR ADF4112
EVAL-ADF411XEBZ1-ND - BOARD EVAL FOR ADF411X NO CHIP
ADF4110/ADF4111/ADF4112/ADF4113
Data Sheet
Rev. F | Page 22 of 28
APPLICATIONS
LOCAL OSCILLATOR FOR GSM BASE STATION TRANSMITTER
Figure 33 shows the ADF4111/ADF4112/ADF4113 being used
with a VCO to produce the LO for a GSM base station
transmitter.
The reference input signal is applied to the circuit at FREFIN
and, in this case, is terminated in 50 . A typical GSM system
would have a 13 MHz TCXO driving the reference input with-
out any 50 termination. In order to have channel spacing of
200 kHz (GSM standard), the reference input must be divided
by 65, using the on-chip reference divider of the ADF4111/
ADF4112/ADF4113.
The charge pump output of the ADF4111/ADF4112/ADF4113
(Pin 2) drives the loop filter. In calculating the loop filter
component values, a number of items need to be considered. In
this example, the loop filter was designed so that the overall
phase margin for the system would be 45 degrees. Other PLL
system specifications are
KD = 5 mA
KV = 12 MHz/V
Loop Bandwidth = 20 kHz
FREF = 200 kHz
N = 4500
Extra Reference Spur Attenuation = 10 dB
All of these specifications are needed and used to come up with
the loop filter component values shown in Figure 33.
The loop filter output drives the VCO, which in turn is fed back
to the RF input of the PLL synthesizer. It also drives the RF out-
put terminal. A T-circuit configuration provides 50 matching
between the VCO output, the RF output, and the RFIN terminal
of the synthesizer.
In a PLL system, it is important to know when the system is in
lock. In Figure 33, this is accomplished by using the MUXOUT
signal from the synthesizer. The MUXOUT pin can be pro-
grammed to monitor various internal signals in the synthesizer.
One of these is the LD or lock-detect signal.
ADF4111
ADF4112
ADF4113
CE
CLK
DATA
LE
1000pF
REFIN
100pF
CP
MUXOUT
CPGND
AGND
DGND
1nF
8.2nF
620pF
100pF
51
1
3.3k
5.6k
100pF
18
1TO BE USED WHEN GENERATOR SOURCE IMPEDANCE IS 50
.
2OPTIONAL MATCHING RESISTOR DEPENDING ON RFOUT FREQUENCY.
DECOUPLING CAPACITORS ON AVDD, DVDD, AND VP OF THE ADF411x
AND ON THE POSITIVE SUPPLY OF THE VCO190-902T HAVE BEEN
OMITTED FROM THE DIAGRAM TO INCREASE CLARITY.
SPI
COMPATIBLE
SERIAL
BUS
RSET
RFINA
RFINB
AVDD DVDD VP
FREFIN
VDD
VP
LOCK
DETECT
VCC
VCO190-902T
18
18
100pF
RFOUT
4.7k
7
15
16
8
2
14
6
5
1
9
4
3
B
C
P
51
2
03496-0-038
Figure 33. Local Oscillator for GSM Base Station
相关PDF资料
PDF描述
VI-BTX-MW-B1 CONVERTER MOD DC/DC 5.2V 100W
ADF4113BCPZ IC PLL FREQ SYNTHESIZER 20-LFCSP
X9429WS16Z-2.7 IC XDCP SGL 64-TAP 10K 16-SOIC
VI-BTX-MV CONVERTER MOD DC/DC 5.2V 150W
VE-B4P-IU-B1 CONVERTER MOD DC/DC 13.8V 200W
相关代理商/技术参数
参数描述
ADF4112BRUZ 制造商:Analog Devices 功能描述:PLL/FREQUENCY SYNTHESIZER IC
ADF4112BRUZ-REEL 功能描述:IC PLL RF FREQ SYNTHESZR 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
ADF4112BRUZ-REEL7 功能描述:IC PLL RF FREQ SYNTHESZR 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
ADF4113 制造商:AD 制造商全称:Analog Devices 功能描述:400 MHz to 6 GHz Broadband Quadrature Modulator
ADF4113BCHIPS 制造商:AD 制造商全称:Analog Devices 功能描述:RF PLL Frequency Synthesizers