- 您现在的位置：买卖IC网 > PDF目录9103 > ADF4154BRU-REEL7 (Analog Devices Inc)IC FRACTION-N FREQ SYNTH 16TSSOP PDF资料下载
参数资料
| 型号： | ADF4154BRU-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/24页 |
| 文件大小： | 0K |
| 描述： | IC FRACTION-N FREQ SYNTH 16TSSOP |
| 标准包装： | 1,000 |
| 类型： | 分数 N 合成器（RF） |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 4GHz |
| 除法器/乘法器： | 无/是 |
| 电源电压： | 2.7 V ~ 3.3 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
| 配用： | EVAL-ADF4154EBZ1-ND - BOARD EVALUATION FOR ADF4154EB1 |
ADF4154
Data Sheet
Rev. C | Page 18 of 24
INITIALIZATION SEQUENCE
The following initialization sequence should be followed after
powering up the part:
1. Clear all test modes by writing all 0s to the noise and spur
register.
2. Select the noise and spur mode required for the application
by writing to the noise and spur register. For example, writing
Hex 0003C7 to the part selects low noise mode.
3. Enable the counter reset in the control register by writing a
1 to DB2 and selecting the required settings in the control
register.
4. Load the R-divider register (with the load control bit [DB23]
set to 0).
5. Load the N-divider register.
6. Disable the counter reset by writing a 0 to DB2 in the
control register.
The part should now lock to the set frequency.
RF SYNTHESIZER: A WORKED EXAMPLE
This equation governs how the synthesizer should be
programmed.
RFOUT = [INT + (FRAC/MOD)] × [fPFD]
(3)
where:
RFOUT is the RF frequency output.
INT is the integer division factor.
FRAC is the fractionality.
MOD is the modulus.
The PFD frequency can be calculated as follows:
fPFD = [REFIN × (1 = D)/R]
(4)
where:
REFIN is the reference frequency input.
D is the value of the RF REFIN doubler bit.
R is the RF reference division factor.
For example, in a GSM 1800 system, where a 1.8 GHz RF
frequency output (RFOUT) is required, a 13 MHz reference
frequency input (REFIN) is available and a 200 kHz channel
resolution (fRES) is required on the RF output.
RES
IN f
REF
MOD
/
=
65
kHz
200
MHz/
13
=
MOD
From Equation 4,
fPFD = [13 MHz × (1 + 0)/1] = 13 MHz
(5)
(
)
65
FRAC
INT
MHz
13
GHz
8
.
1
+
×
=
(6)
where:
INT is 138.
FRAC is 30.
MODULUS
The choice of modulus (MOD) depends on the reference signal
(REFIN) available and the channel resolution (fRES) required at
the RF output. For example, a GSM 1800 system using a 13 MHz
REFIN sets the modulus to 65, resulting in meeting the required
RF output resolution (fRES) of 200 kHz (13 MHz/65).
REFERENCE DOUBLER AND REFERENCE DIVIDER
The on-chip reference doubler allows the input reference signal
to be doubled. This is useful for increasing the PFD comparison
frequency, which in turn improves the noise performance of the
system. For example, doubling the PFD frequency usually
results in an improvement in noise performance of 3 dB. It is
important to note that the PFD cannot operate with frequencies
greater than 32 MHz due to a limitation in the speed of the Σ-Δ
circuit of the N-divider.
12-BIT PROGRAMMABLE MODULUS
Unlike most fractional-N PLLs, the ADF4154 allows the user
to program the modulus over a 12-bit range. Therefore, several
configurations of the ADF4154 are possible for an application by
varying the modulus value, the reference doubler, and the 4-bit
R-counter.
For example, consider an application that requires a 1.75 GHz
RF and a 200 kHz channel step resolution. The system has a
13 MHz reference signal.
One possible setup is feeding the 13 MHz REFIN directly into
the PFD and programming the modulus to divide by 65, which
results in the required 200 kHz resolution.
Another possible setup is using the reference doubler to create a
26 MHz input frequency from the 13 MHz REFIN signal. The
26 MHz signal is then fed into the PFD, which programs the
modulus to divide by 130. This setup also results in 200 kHz
resolution, plus it offers superior phase noise performance
compared with the previous setup.
The programmable modulus is also very useful for multi-
standard applications. If a dual-mode phone requires PDC and
GSM 1800 standards, the programmable modulus is a huge
benefit. The PDC requires a 25 kHz channel step resolution,
whereas the GSM 1800 requires a 200 kHz channel step
resolution. A 13 MHz reference signal could be fed directly to
the PFD. The modulus would be programmed to 520 when in
PDC mode (13 MHz/520 = 25 kHz). The modulus would be
reprogrammed to 65 for GSM 1800 operation (13 MHz/65 =
200 kHz). It is important that the PFD frequency remains con-
stant (13 MHz). By keeping the PFD constant, the user can
design a one-loop filter that can be used in both setups without
running into stability issues. The ratio of the RF frequency to
the PFD frequency affects the loop design. By keeping this
relationship constant, the same loop filter can be used in both
applications.
SPURIOUS OPTIMIZATION AND FAST LOCK
The ADF4154 can be optimized for low spurious signals by
using the noise and spur register. However, to achieve fast-lock
time, a wider loop bandwidth is needed. Note that a wider loop
相关PDF资料 |
PDF描述 |
|---|---|
| MS3450L28-11PW | CONN RCPT 22POS WALL MNT W/PINS |
| X9317UP-2.7 | IC XDCP 100TAP 50K 3-WIRE 8-DIP |
| X9317TV8T1 | IC XDCP 100TAP 100K 3WIRE 8TSSOP |
| X9317TV8IT2 | IC XDCP 100TAP 100K 3WIRE 8TSSOP |
| MS3450L28-11P | CONN RCPT 22POS WALL MNT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4154BRUZ | 功能描述:IC FRAC-N FREQ SYNTH 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP（0.175"，4.40mm 宽） 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ADF4154BRUZ-RL | 功能描述:IC FRACTION-N FREQ SYNTH 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4154BRUZ-RL7 | 功能描述:IC FRACTION-N FREQ SYNTH 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP（0.175"，4.40mm 宽） 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ADF4155BCPZ | 功能描述:IC PLL FRAC-N FREQ SYNTH 20LFCSP 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 类型:* PLL:是 输入:LVDS，LVPECL 输出:时钟 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/无 频率 - 最大值:4GHz 分频器/倍频器:是/无 电压 - 电源:3.135 V ~ 3.465 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-WFQFN 裸露焊盘，CSP 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1 |
| ADF4155BCPZ-RL7 | 功能描述:IC PLL FRAC-N FREQ SYNTH 20LFCSP 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 类型:* PLL:是 输入:LVDS，LVPECL 输出:时钟 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/无 频率 - 最大值:4GHz 分频器/倍频器:是/是 电压 - 电源:3.135 V ~ 3.465 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-WFQFN 裸露焊盘，CSP 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1,500 |
发布紧急采购，3分钟左右您将得到回复。