- 您现在的位置：买卖IC网 > PDF目录9093 > ADF4158CCPZ-RL7 (Analog Devices Inc)IC FRACTION N FREQ SYNT 24LFCSP PDF资料下载
参数资料
| 型号： | ADF4158CCPZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/36页 |
| 文件大小： | 0K |
| 描述： | IC FRACTION N FREQ SYNT 24LFCSP |
| 标准包装： | 1,500 |
| 类型： | 分数 N 合成器（RF） |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 6.1GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 2.7 V ~ 3.3 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 24-LFCSP-WQ（4x4） |
| 包装： | 带卷 (TR) |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ADF4158
Data Sheet
Rev. G | Page 12 of 36
PHASE FREQUENCY DETECTOR (PFD) AND
CHARGE PUMP
The PFD takes inputs from the R-counter and N-counter and
produces an output proportional to the phase and frequency
difference between them. Figure 19 shows a simplified schematic
of the PFD. The PFD includes a fixed delay element that sets the
width of the antibacklash pulse, which is typically 3 ns. This pulse
ensures that there is no dead zone in the PFD transfer function
and gives a consistent reference spur level.
U3
CLR2
Q2
D2
U2
DOWN
UP
HIGH
CP
–IN
+IN
CHARGE
PUMP
DELAY
CLR1
Q1
D1
U1
08
72
8-
0
17
Figure 19. PFD Simplified Schematic
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4158 allows the user to access
various internal points on the chip. The state of MUXOUT is
controlled by the M4, M3, M2, and M1 bits (see Figure 23).
Figure 20 shows the MUXOUT section in block diagram form.
MUXOUT
DVDD
THREE-STATE OUTPUT
N-DIVIDER OUTPUT
DVDD
DGND
R-DIVIDER OUTPUT
DIGITAL LOCK DETECT
SERIAL DATA OUTPUT
CLK DIVIDER OUTPUT
R-DIVIDER/2
N-DIVIDER/2
FAST-LOCK SWITCH
READBACK TO MUXOUT
CONTROL
MUX
0
872
8-
0
09
Figure 20. MUXOUT Schematic
INPUT SHIFT REGISTERS
The ADF4158 digital section includes a 5-bit RF R-counter, a
12-bit RF N-counter, and a 25-bit FRAC counter. Data is clocked
into the 32-bit shift register on each rising edge of CLK. The
data is clocked in MSB first. Data is transferred from the shift
register to one of eight latches on the rising edge of LE. The
destination latch is determined by the state of the three control
bits (C3, C2, and C1) in the shift register. These are the three
LSBs—DB2, DB1, and DB0—as shown in Figure 2. The truth
show a summary of how the latches are programmed.
PROGRAM MODES
program modes in the ADF4158.
Several settings in the ADF4158 are double buffered. These include
the LSB fractional value, R-counter value, reference doubler,
current setting, and RDIV2. This means that two events must
occur before the part uses a new value for any of the double-
buffered settings. First, the new value is latched into the device
by writing to the appropriate register. Second, a new write must
be performed on Register R0.
For example, updating the fractional value can involve a write to
the 13 LSB bits in R1 and the 12 MSB bits in R0. R1 should be
written to first, followed by the write to R0. The frequency change
begins after the write to R0. Double buffering ensures that the
bits written to in R1 do not take effect until after the write to R0.
Table 6. C3, C2, and C1 Truth Table
Control Bits
C3
C2
C1
Register
0
R0
0
1
R1
0
1
0
R2
0
1
R3
1
0
R4
1
0
1
R5
1
0
R6
1
R7
相关PDF资料 |
PDF描述 |
|---|---|
| X9409WV24-2.7T1 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
| X9409WS24T1 | IC XDCP QUAD 64-TAP 10K 24-SOIC |
| VE-B5Z-MU-S | CONVERTER MOD DC/DC 2V 80W |
| X9409WS24IT1 | IC XDCP QUAD 64-TAP 10K 24-SOIC |
| VE-B5Y-MU-S | CONVERTER MOD DC/DC 3.3V 132W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4158WCCPZ | 功能描述:IC FRAC-N FREQ SYNTH 24LFCSP 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:分数 N 合成器（RF） PLL:是 输入:CMOS，TTL 输出:时钟 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/无 频率 - 最大值:6.1GHz 分频器/倍频器:是/是 电压 - 电源:2.7 V ~ 3.3 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-WFQFN 裸露焊盘 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1 |
| ADF4158WCCPZ-RL7 | 功能描述:IC FRAC-N FREQ SYNTH 24LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4159 | 制造商:AD 制造商全称:Analog Devices 功能描述:Direct Modulation/Fast Waveform Generating, 13 GHz, Fractional-N Frequency Synthesizer |
| ADF4159CCPZ | 制造商:Analog Devices 功能描述:Fractional-N Frequency Synthesizer 24-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:DIRECT MODULATION/FAST WAVEFORM GENERATING, 13 GHZ, FRACTION - Trays 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL |
| ADF4159CCPZ-RL7 | 制造商:Analog Devices 功能描述:Fractional-N Frequency Synthesizer 24-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:13GHZ FAST RAMP DIRECT MOD FRAC N PLL - Tape and Reel 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL |
发布紧急采购，3分钟左右您将得到回复。