- 您现在的位置：买卖IC网 > PDF目录9093 > ADF4158CCPZ-RL7 (Analog Devices Inc)IC FRACTION N FREQ SYNT 24LFCSP PDF资料下载
参数资料
| 型号： | ADF4158CCPZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/36页 |
| 文件大小： | 0K |
| 描述： | IC FRACTION N FREQ SYNT 24LFCSP |
| 标准包装： | 1,500 |
| 类型： | 分数 N 合成器（RF） |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 6.1GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 2.7 V ~ 3.3 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 24-LFCSP-WQ（4x4） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Data Sheet
ADF4158
Rev. G | Page 17 of 36
R-DIVIDER REGISTER (R2) MAP
With Register R2 DB[2:0] set to [0, 1, 0], the on-chip R-divider
register is programmed as shown in Figure 25.
Reserved Bits
All reserved bits should be set to 0 for normal operation.
CSR Enable
Setting this bit to 1 enables cycle slip reduction. This is a method
for improving lock times. Note that the signal at the PFD must
have a 50% duty cycle in order for cycle slip reduction to work.
In addition, the charge pump current setting must be set to a
minimum. See the Cycle Slip Reduction for Faster Lock Times
section for more information.
Also note that the cycle slip reduction feature can only be
operated when the phase detector polarity setting is positive
(DB6 in Register R3). It cannot be used if the phase detector
polarity is set to negative.
Charge Pump Current Setting
DB[27:24] set the charge pump current setting (see Figure 25).
Set these bits to the charge pump current that the loop filter is
designed with.
Prescaler (P/P + 1)
The dual-modulus prescaler (P/P + 1), along with the INT, FRAC,
and MOD counters, determines the overall division ratio from
the RFIN to the PFD input.
Operating at CML levels, it takes the clock from the RF input
stage and divides it down for the counters. It is based on a
synchronous 4/5 core. When set to 4/5, the maximum RF
frequency allowed is 3 GHz. Therefore, when operating the
ADF4158 above 3 GHz, the prescaler must be set to 8/9. The
prescaler limits the INT value.
With P = 4/5, NMIN = 23.
With P = 8/9, NMIN = 75.
RDIV2
Setting DB21 to 1 inserts a divide-by-2 toggle flip-flop between
the R-counter and the PFD. This can be used to provide a 50%
duty cycle signal at the PFD for use with cycle slip reduction.
Reference Doubler
Setting DB20 to 0 feeds the REFIN signal directly to the 5-bit RF
R-counter, disabling the doubler. Setting this bit to 1 multiplies
the REFIN frequency by a factor of 2 before feeding the signal
into the 5-bit R-counter. When the doubler is disabled, the REFIN
falling edge is the active edge at the PFD input to the fractional
synthesizer. When the doubler is enabled, both the rising edge
and falling edge of REFIN become active edges at the PFD input.
The maximum allowed REFIN frequency when the doubler is
enabled is 30 MHz.
5-Bit R-Counter
The 5-bit R-counter allows the input reference frequency (REFIN) to
be divided down to produce the reference clock to the phase
frequency detector (PFD). Division ratios from 1 to 32 are allowed.
12-Bit CLK1 Divider
Bits DB[14:3] are used to program the CLK1 divider, which
determines the duration of the time step in ramp mode.
相关PDF资料 |
PDF描述 |
|---|---|
| X9409WV24-2.7T1 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
| X9409WS24T1 | IC XDCP QUAD 64-TAP 10K 24-SOIC |
| VE-B5Z-MU-S | CONVERTER MOD DC/DC 2V 80W |
| X9409WS24IT1 | IC XDCP QUAD 64-TAP 10K 24-SOIC |
| VE-B5Y-MU-S | CONVERTER MOD DC/DC 3.3V 132W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4158WCCPZ | 功能描述:IC FRAC-N FREQ SYNTH 24LFCSP 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:分数 N 合成器（RF） PLL:是 输入:CMOS，TTL 输出:时钟 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/无 频率 - 最大值:6.1GHz 分频器/倍频器:是/是 电压 - 电源:2.7 V ~ 3.3 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-WFQFN 裸露焊盘 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1 |
| ADF4158WCCPZ-RL7 | 功能描述:IC FRAC-N FREQ SYNTH 24LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4159 | 制造商:AD 制造商全称:Analog Devices 功能描述:Direct Modulation/Fast Waveform Generating, 13 GHz, Fractional-N Frequency Synthesizer |
| ADF4159CCPZ | 制造商:Analog Devices 功能描述:Fractional-N Frequency Synthesizer 24-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:DIRECT MODULATION/FAST WAVEFORM GENERATING, 13 GHZ, FRACTION - Trays 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL |
| ADF4159CCPZ-RL7 | 制造商:Analog Devices 功能描述:Fractional-N Frequency Synthesizer 24-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:13GHZ FAST RAMP DIRECT MOD FRAC N PLL - Tape and Reel 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL |
发布紧急采购，3分钟左右您将得到回复。