- 您现在的位置：买卖IC网 > PDF目录1989 > ADF4158WCCPZ-RL7 (Analog Devices Inc)IC FRAC-N FREQ SYNTH 24LFCSP PDF资料下载
参数资料
| 型号： | ADF4158WCCPZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/36页 |
| 文件大小： | 0K |
| 描述： | IC FRAC-N FREQ SYNTH 24LFCSP |
| 标准包装： | 1,500 |
| 类型： | 分数 N 合成器（RF） |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 6.1GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 2.7 V ~ 3.3 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 24-LFCSP-WQ（4x4） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Data Sheet
ADF4158
Rev. G | Page 19 of 36
FUNCTION REGISTER (R3) MAP
With Register R3 DB[2:0] set to [0, 1, 1], the on-chip function
register is programmed as shown in Figure 26.
Reserved Bits
All reserved bits should be set to 0 for normal operation.
N SEL
This setting is used to circumvent the issue of pipeline delay
between an update of the integer and fractional values in the
N-counter. Typically, the INT value is loaded first, followed by
the FRAC value. This can cause the N-counter value to be at an
incorrect value for a brief period of time equal to the pipeline
delay (about four PFD cycles). This has no effect if the INT value
has not been updated. However, if the INT value has been changed,
this can cause the PLL to overshoot in frequency while it tries to
lock to the temporarily incorrect N value. After the correct
fractional value is loaded, the PLL quickly locks to the correct
frequency. Introducing an additional delay to the loading of the
INT value using the N SEL bit causes the INT and FRAC values
to be loaded at the same time, preventing frequency overshoot.
The delay is turned on by setting Bit DB15 to 1.
SD Reset
For most applications, DB14 should be set to 0. When DB14 is
set to 0, the Σ-Δ modulator is reset on each write to Register R0.
If it is not required that the Σ-Δ modulator be reset on each
Register R0 write, set this bit to 1.
Ramp Mode
DB[11:10] determine the type of generated waveform.
PSK Enable
When DB9 is set to 1, PSK modulation is enabled. When set to
0, PSK modulation is disabled.
FSK Enable
When DB8 is set to 1, FSK modulation is enabled. When set to
0, FSK modulation is disabled.
Lock Detect Precision (LDP)
When DB7 is programmed to 0, 24 consecutive PFD cycles of
15 ns must occur before digital lock detect is set. When this bit
is programmed to 1, 40 consecutive reference cycles of 15 ns
must occur before digital lock detect is set.
Phase Detector (PD) Polarity
DB6 sets the phase detector polarity. When the VCO characteristics
are positive, set this bit to 1. When the VCO characteristics are
negative, set this bit to 0.
Power-Down
DB5 provides the programmable power-down mode. Setting
this bit to 1 performs a power-down. Setting this bit to 0 returns
the synthesizer to normal operation. While in software power-
down mode, the part retains all information in its registers.
Only when supplies are removed are the register contents lost.
When a power-down is activated, the following events occur:
1. All active dc current paths are removed.
2. The synthesizer counters are forced to their load state
conditions.
3. The charge pump is forced into three-state mode.
4. The digital lock-detect circuitry is reset.
5. The RFIN input is debiased.
6. The input register remains active and capable of loading
and latching data.
Charge Pump Three-State
DB4 puts the charge pump into three-state mode when
programmed to 1. It should be set to 0 for normal operation.
Counter Reset
DB3 is the RF counter reset bit. When this bit is set to 1, the RF
synthesizer counters are held in reset. For normal operation, set
this bit to 0.
相关PDF资料 |
PDF描述 |
|---|---|
| ADF4193BCPZ-RL7 | IC PLL FREQ SYNTHESIZER 32LFCSP |
| ADF4206BRUZ-RL | IC PLL FREQ SYNTHESIZER 16TSSOP |
| ADF4212LBRUZ | IC PLL FREQ SYNTHESIZER 20TSSOP |
| ADF4213BCPZ-RL | IC PLL FREQ SYNTHESIZER 20LFCSP |
| ADF4216BRUZ-RL | IC PLL FREQ SYNTHESIZER 20TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4159 | 制造商:AD 制造商全称:Analog Devices 功能描述:Direct Modulation/Fast Waveform Generating, 13 GHz, Fractional-N Frequency Synthesizer |
| ADF4159CCPZ | 制造商:Analog Devices 功能描述:Fractional-N Frequency Synthesizer 24-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:DIRECT MODULATION/FAST WAVEFORM GENERATING, 13 GHZ, FRACTION - Trays 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL |
| ADF4159CCPZ-RL7 | 制造商:Analog Devices 功能描述:Fractional-N Frequency Synthesizer 24-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:13GHZ FAST RAMP DIRECT MOD FRAC N PLL - Tape and Reel 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL |
| ADF4159WCCPZ | 功能描述:13GHZ FAST RAMP DIRECT MOD FRAC 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 类型:频率合成器 PLL:是 输入:CMOS，TTL 输出:CMOS 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/无 频率 - 最大值:13GHz 分频器/倍频器:是/无 电压 - 电源:1.62 V ~ 3.45 V 工作温度:-40°C ~ 125°C（TA） 安装类型:表面贴装 封装/外壳:24-WFQFN 裸露焊盘，CSP 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1 |
| ADF4159WCCPZ-RL7 | 功能描述:13GHZ FAST RAMP DIRECT MOD FRAC 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 类型:频率合成器 PLL:是 输入:CMOS，TTL 输出:CMOS 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/无 频率 - 最大值:13GHz 分频器/倍频器:是/无 电压 - 电源:1.62 V ~ 3.45 V 工作温度:-40°C ~ 125°C（TA） 安装类型:表面贴装 封装/外壳:24-WFQFN 裸露焊盘，CSP 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1,500 |
发布紧急采购，3分钟左右您将得到回复。