- 您现在的位置：买卖IC网 > PDF目录1989 > ADF4193BCPZ-RL7 (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 32LFCSP PDF资料下载
参数资料
| 型号： | ADF4193BCPZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 27/32页 |
| 文件大小： | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 32LFCSP |
| 标准包装： | 1,500 |
| 类型： | 时钟/频率合成器，RF |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 3.5GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 2.7 V ~ 3.3 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ（5x5） |
| 包装： | 带卷 (TR) |
| 配用： | EVAL-ADF4193EBZ2-ND - BOARD EVALUATION EB2 FOR ADF4193 EVAL-ADF4193EBZ1-ND - BOARD EVALUATION EB1 FOR ADF4193 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页
ADF4193
Data Sheet
Rev. F | Page 4 of 32
Parameter
B Version1
CVersion2
Unit
Test Conditions/Comments
SW1, SW2, and SW3
RON (SW1 and SW2)
65
typ
RON SW3
75
typ
NOISE CHARACTERISTICS
Output
900 MHz4
108
dBc/Hz typ
At 5 kHz offset and 26 MHz PFD frequency
1800 MHz5
102
dBc/Hz typ
At 5 kHz offset and 13 MHz PFD frequency
Phase Noise
Normalized Phase Noise
Floor (PNSYNTH)6
216
dBc/Hz typ
At VCO output with dither off, PLL loop
bandwidth = 500 kHz
Normalized 1/f Noise (PN1_f)7
110
dBc/Hz typ
Measured at 10 kHz offset, normalized to 1 GHz
1
Operating temperature range is from 40°C to +85°C.
2
Operating temperature range is from 40°C to +105°C
3
The prescaler value is chosen to ensure that the RF input is divided down to a frequency that is less than this value.
4
fREFIN = 26 MHz; fSTEP = 200 kHz; fRF = 900 MHz; loop bandwidth = 40 kHz.
5
fREFIN = 13 MHz; fSTEP = 200 kHz; fRF = 1800 MHz; loop bandwidth = 60 kHz.
6
The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log(N) (where N is the N divider
value) and 10 log(fPFD). PNSYNTH = PNTOT 10 log(fPFD) 20 log(N).
7
The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency,
fRF, and at an offset frequency, f, is given by PN = P1_f+ 10 log(10 kHz/f) + 20 log(fRF/1 GHz). Both the normalized phase noise floor and flicker noise are modeled in
ADIsimPLL.
TIMING CHARACTERISTICS
AVDD = DVDD = 3 V ± 10%, VP1, VP2 = 5 V ± 10%, VP3 = 5.35 V ± 5%, AGND = DGND = GND = 0 V, RSET = 2.4 k, dBm referred to
50 , TA = TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Limit (B Version)1
Limit (C Version) 2
Unit
Test Conditions/Comments
t1
10
ns min
LE setup time
t2
10
ns min
DATA to CLOCK setup time
t3
10
ns min
DATA to CLOCK hold time
t4
15
ns min
CLOCK high duration
t5
15
ns min
CLOCK low duration
t6
10
ns min
CLOCK to LE setup time
t7
15
ns min
LE pulse width
1
Operating temperature is from 40°C to +85°C.
2
Operating temperature is from 40°C to +105°C.
05238-
002
CLK
DATA
DB23
(MSB)
DB22
DB2
DB1
(CONTROL BIT C2)
DB0 (LSB)
(CONTROL BIT C1)
LE
t2
t4
t5
t3
t7
t6
t1
Figure 2. Timing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| ADF4206BRUZ-RL | IC PLL FREQ SYNTHESIZER 16TSSOP |
| ADF4212LBRUZ | IC PLL FREQ SYNTHESIZER 20TSSOP |
| ADF4213BCPZ-RL | IC PLL FREQ SYNTHESIZER 20LFCSP |
| ADF4216BRUZ-RL | IC PLL FREQ SYNTHESIZER 20TSSOP |
| ADF4218LBRUZ | IC PLL FREQ SYNTHESIZER 20TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4193SP1BCPZ | 制造商:Analog Devices 功能描述: |
| ADF4193SP1BCPZ-RL7 | 制造商:Analog Devices 功能描述: |
| ADF4193SP2BCPZ-RL7 | 制造商:Analog Devices 功能描述: |
| ADF4193WCCPZ-RL7 | 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| ADF4196 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Phase Noise, Fast Settling, 6 GHz |
发布紧急采购，3分钟左右您将得到回复。