- 您现在的位置：买卖IC网 > PDF目录9108 > ADF4212BRUZ-RL7 (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 20-TSSOP PDF资料下载
参数资料
| 型号： | ADF4212BRUZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/20页 |
| 文件大小： | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 20-TSSOP |
| 标准包装： | 1,000 |
| 类型： | 时钟/频率合成器（RF/IF） |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 3:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 2.7GHz |
| 除法器/乘法器： | 无/无 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 带卷 (TR) |
REV. A
ADF4210/ADF4211/ADF4212/ADF4213
–17–
RF PROGRAM MODES
Table III and Table V show how to set up the Program Modes
in the ADF421x family.
RF Charge Pump Currents
RFCP2, RFCP1, RFCP0 program current setting for the RF
charge pump. See Table V.
PROGRAMMABLE RF N COUNTER
If control bits C2, C1 are 1, 1, the data in the input register is
used to program the RF N (A + B) counter. The N counter
consists of a 6-bit swallow counter (A Counter) and 12-bit
programmable counter (B Counter). Table IV shows the input
register data format for programming the RF N counter and the
possible divide ratios.
RF Prescaler Value
P14 and P15 in the RF A, B Counter Latch sets the RF pres-
caler value. See Table VI.
RF Power-Down
Table III and Table V show the power-down bits in the
ADF421x family.
RF Fastlock
The RF CP Gain bit (P17) of the RF N register in the ADF421x
family is the Fastlock Enable Bit. Only when this is “1” is IF
Fastlock enabled. When Fastlock is enabled, the RF CP current
is set to its maximum value. Also an extra loop lter damping
resistor to ground is switched in using the FL O pin, thus com-
pensating for the change in loop characteristics while in Fastlock.
Since the RF CP Gain bit is contained in the RF N Counter, only
one write is needed to both program a new output frequency and
also initiate Fastlock. To come out of Fastlock, the RF CP Gain bit
on the RF N register must be set to “0.” See Table VI.
APPLICATIONS SECTION
Local Oscillator for GSM Handset Receiver
Figure 7 shows the ADF4210/ADF4211/ADF4212/ADF4213
being used with a VCO to produce the LO for a GSM base
station transmitter.
The reference input signal is applied to the circuit at FREFIN
and, in this case, is terminated in 50
. A typical GSM system
would have a 13 MHz TCXO driving the reference input with-
out any 50
termination. In order to have a channel spacing of
200 kHz (the GSM standard), the reference input must be
divided by 65, using the on-chip reference.
WIDEBAND PLL
Many of the wireless applications for synthesizers and VCOs in
PLLs are narrowband in nature. These applications include
various wireless standards such as GSM, DSC1800, CDMA, or
WCDMA. In each of these cases, the total tuning range for the
local oscillator is less than 100 MHz. However, there are also
wideband applications where the local oscillator could have up
to an octave tuning range. For example, cable TV tuners have
a total range of about 400 MHz. Figure 8 shows an applica-
tion where the ADF4213 is used to control and program the
Micronetics M3500–1324. The loop lter was designed for an
RF output of 2100 MHz, a loop bandwidth of 40 kHz, a PFD
frequency of 1 MHz, ICP of 10 mA (2.5 mA synthesizer ICP
multiplied by the gain factor of 4), VCO KD of 80 MHz/V (sen-
sitivity of the M3500–1324 at an output of 2100 MHz) and a
phase margin of 45
°C.
In narrowband applications, there is generally a small variation
(less than 10%) in output frequency and also a small variation
(typically < 10%) in VCO sensitivity over the range. However,
100pF
51
VDD
VP
VDD2VDD1
ADF4210/
ADF4211/
ADF4212/
ADF4213
VP1
5.6k
620pF
3.3k
8.2nF
VCO190-
902T
VCC
18
100pF
18
RFOUT
REFIN
MUXOUT
LOCK
DETECT
100pF
AGND
IF
DGND
IF
RFIN
RFINB
CLK
DATA
LE
SPI-COMPATIBLE
SERIAL
BUS
DECOUPLING CAPACITORS (22 F/10PF) ON VDD, VP OF THE
ADF4211/ADF4212/ADF4213 AND ON VCC OF THE VCOS HAVE
BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY.
RSET
CPRF
CPIF
1.3nF
18
100pF
18
IFOUT
100pF
VCO190-
540T
VCC
3.3k
2.7k
100pF
51
1000pF
FREFIN
51
1.3nF
5.6k
620pF
8.2nF
AGND
RF
DGND
RF
VP
VP2
Figure 7. GSM Handset Receiver Local Oscillator Using the ADF4210/ADF4211/ADF4212/ADF4213
相关PDF资料 |
PDF描述 |
|---|---|
| ADF4212LBCPZ-RL7 | IC PLL FREQ SYNTHESIZER 20LFCSP |
| ADF4212LBRUZ-RL7 | IC PLL FREQ SYNTHESIZER 20TSSOP |
| ADF4106BRU-REEL | IC PLL FREQ SYNTHESIZER 16-TSSOP |
| ADF4212LBCPZ-RL | IC PLL FREQ SYNTHESIZER 20LFCSP |
| ADF4212BRUZ-RL | IC PLL FREQ SYNTHESIZER 20-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4212L | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Low Power PLL Frequency Synthesizer |
| ADF4212LBCP | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Low Power PLL Frequency Synthesizer |
| ADF4212LBCPZ | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4212LBCPZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4212LBCPZ-RL7 | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
发布紧急采购，3分钟左右您将得到回复。