参数资料
| 型号： | ADF4360-1BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/24页 |
| 文件大小： | 0K |
| 描述： | IC SYNTHESIZER VCO 24-LFCSP |
| 标准包装： | 1 |
| 类型： | 扇出配送，整数-N，合成器（RF） |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:2 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 2.45GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 24-LFCSP-VQ（4x4） |
| 包装： | 托盘 |
| 产品目录页面： | 551 (CN2011-ZH PDF) |
| 配用： | EVAL-ADF4360-1EBZ1-ND - BOARD EVALUATION FOR ADF4360-1 |
ADF4360-1
Data Sheet
Rev. C | Page 10 of 24
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4360 family allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the function
latch. The full truth table is shown in Table 7. Figure 13 shows
the MUXOUT section in block diagram form.
Lock Detect
MUXOUT can be programmed for two types of lock detect:
digital and analog. Digital lock detect is active high. When LDP
in the R counter latch is set to 0, digital lock detect is set high
when the phase error on three consecutive phase detector cycles
is less than 15 ns.
With LDP set to 1, five consecutive cycles of less than 15 ns
phase error are required to set the lock detect. It stays set high
until a phase error greater than 25 ns is detected on any subse-
quent PD cycle.
The N-channel open-drain analog lock detect should be operat-
ed with an external pull-up resistor of 10 k nominal. When
lock has been detected, the output will be high with narrow
low-going pulses.
R COUNTER OUTPUT
N COUNTER OUTPUT
DIGITAL LOCK DETECT
DGND
CONTROL
MUX
MUXOUT
DVDD
ANALOG LOCK DETECT
SDOUT
04414-013
Figure 13. MUXOUT Circuit
INPUT SHIFT REGISTER
The ADF4360 family’s digital section includes a 24-bit input
shift register, a 14-bit R counter, and an 18-bit N counter, com-
prising of a 5-bit A counter and a 13-bit B counter. Data is
clocked into the 24-bit shift register on each rising edge of CLK.
The data is clocked in MSB first. Data is transferred from the
shift register to one of four latches on the rising edge of LE. The
destination latch is determined by the state of the two control
bits (C2, C1) in the shift register. The two LSBs are DB1 and
DB0, as shown in Figure 2.
The truth table for these bits is shown in Table 5. Table 6 shows
a summary of how the latches are programmed. Note that the
test mode latch is used for factory testing and should not be
programmed by the user.
Table 5. C2 and C1 Truth Table
Control Bits
Data Latch
C2
C1
0
Control Latch
0
1
R Counter
1
0
N Counter (A and B)
1
Test Mode Latch
VCO
The VCO core in the ADF4360 family uses eight overlapping
bands, as shown in Figure 14, to allow a wide frequency range
to be covered without a large VCO sensitivity (KV) and resultant
poor phase noise and spurious performance.
The correct band is chosen automatically by the band select
logic at power-up or whenever the N counter latch is updated. It
is important that the correct write sequence be followed at pow-
er-up. This sequence is
1. R counter latch
2. Control latch
3. N counter latch
During band select, which takes five PFD cycles, the VCO VTUNE
is disconnected from the output of the loop filter and connected
to an internal reference voltage.
04414-014
0.4
0.2
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.4
2.2
2.0
2.6
2.8
3.0
1850
1900
1950
2000
2050
2100
2150
2200
2250
2300
2350
2400
2450
2500
2550
2600
FREQUENCY (MHz)
VOLTAGE
(V)
Figure 14. Frequency vs. VTUNE, ADF4360-1
The R counter output is used as the clock for the band select
logic and should not exceed 1 MHz. A programmable divider is
provided at the R counter input to allow division by 1, 2, 4, or 8
and is controlled by Bits BSC1 and BSC2 in the R counter latch.
Where the required PFD frequency exceeds 1 MHz, the divide
ratio should be set to allow enough time for correct band
selection.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-24B-MX-B1 | CONVERTER MOD DC/DC 95V 75W |
| VE-J1Z-MZ-S | CONVERTER MOD DC/DC 2V 10W |
| VE-243-MX-B1 | CONVERTER MOD DC/DC 24V 75W |
| X9317WV8Z-2.7 | IC XDCP SGL 100TAP 10K 8-TSSOP |
| VE-J1Y-MZ-S | CONVERTER MOD DC/DC 3.3V 16.5W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4360-1BCPZ | 制造商:Analog Devices 功能描述:INTEGRATED SYNTHESIZER |
| ADF4360-1BCPZ | 制造商:Analog Devices 功能描述:IC FREQ SYNTHESIZER 2450MHZ 24-LFCSP |
| ADF4360-1BCPZRL | 功能描述:IC SYNTHESIZER VCO 24LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4360-1BCPZRL7 | 功能描述:IC SYNTHESIZER VCO 24LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4360-1SP1BCPZ | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。