参数资料
型号: ADMC331
厂商: Analog Devices, Inc.
英文描述: ECONOLINE: REC3-S_DRW(Z)/H4,H6 - Safety standards and approval: EN 60950 certified, rated for 250VAV (LVD test report)- Applied for Ul 1950 Component Recognised Certification- 3W DIP Package- 4kVDC & 6kVDC Isolation- Regulated Output- Continuous Short Circiut Protection Auto-Restarting
中文描述: 单芯片DSP的电机控制器
文件页数: 10/36页
文件大小: 248K
代理商: ADMC331
ADMC331
–10–
REV. B
PIN FUNCTION DESCRIPTION
The ADMC331 is available in an 80-lead TQFP package. Table I
contains the pin descriptions.
Table I. Pin List
Pin
Group
Name
#
of
Pins Output
Input/
Function
RESET
SPORT0
1
5
I/P
I/P, O/P Serial Port 0 Pins (TFS0, RFS0,
DT0, DR0, SCLK0).
I/P, O/P Serial Port 1 Pins (TFS1, RFS1,
DT1, DR1A, DR1B, SCLK1).
O/P
Processor Clock Output.
I/P, O/P External Clock or Quartz Crystal
Connection Point.
I/P, O/P Digital I/O Port Pins.
O/P
Auxiliary PWM Outputs.
O/P
PWM Outputs.
I/P
PWM Trip Signal.
I/P
PWM Polarity Pin.
O/P
PWM Synchronization Pin.
I/P
Switch Reluctance Mode Pin.
I/P
Analog Inputs.
I/P
Auxiliary Analog Input
I/P
ADC Capacitor Input.
O/P
ADC Constant Current Source.
O/P
Voltage Reference Output.
Analog Power Supply.
Analog Ground.
Analog Signal Ground
Digital Power Supply.
Digital Ground.
Processor Reset Input.
SPORT1
6
CLKOUT
CLKIN, XTAL
1
2
PIO0–PIO23
AUX0–AUX1
AH–CL
PWMTRIP
PWMPOL
PWMSYNC
PWMSR
V1–V3,
VAUX0–VAUX3 4
CAPIN
ICONST
VREF
AV
DD
AGND
SGND
V
DD
GND
24
2
6
1
1
1
1
3
1
1
1
1
1
1
5
11
INTERRUPT OVERVIEW
The ADMC331 can respond to 34 different interrupt sources
with minimal overhead, 8 of which are internal DSP core
interrupts and 26 interrupts from the motor control peripherals.
The 8 DSP core interrupts are SPORT0 receive and transmit,
SPORT1 receive (or
IRQ0
) and transmit (or
IRQ1
), the internal
timer and two software interrupts. The motor control peripheral
interrupts are the 24 peripheral I/Os and two from the PWM
(PWMSYNC pulse and
PWMTRIP
). All motor control inter-
rupts are multiplexed into the DSP core through the peripheral
IRQ2
interrupt. The interrupts are internally prioritized and indi-
vidually maskable. A detailed description of the entire inter-
rupt system of the ADMC331 is given later, following a more
detailed description of each peripheral block.
Memory Map
The ADMC331 has two distinct memory types: program
memory and data memory. In general, program memory contains
user code and coefficients, while the data memory is used to store
variables and data during program execution. Both program
memory RAM and ROM are provided on the ADMC331. Pro-
gram memory RAM is arranged as one contiguous 2K
×
24-bit
block, starting at address 0x0000. Program memory ROM is
located at address 0x0800. Data memory is arranged as a 1K
×
16-bit block starting at address 0x3800. The motor control
peripherals are memory mapped into a region of the data
memory space starting at 0x2000. The complete program and
data memory maps are given in Tables II and III, respectively.
Table II. Program Memory Map
Memory
Type
RAM
RAM
RAM
RAM
ROM
ROM
Address Range
0x0000–0x002F
0x0030–0x071F
0x0720–0x07EC
0x07ED–0x07FF
0x0800–0x0DEC
0x0DED–0x0FEA
Function
Interrupt Vector Table
User Program Space
Reserved by Debugger
Reserved by Monitor
ROM Monitor
ROM Math and Motor
Control Utilities
Reserved
0x0FEB–0x0FFF
ROM
Table III. Data Memory Map
Memory
Type
Address Range
Function
0x0000–0x1FFF
0x2000–0x20FF
0x2100–0x37FF
0x3800–0x3B5F
0x3B60–0x3BFF
0x3C00–0x3FFF
Reserved
Memory Mapped Registers
Reserved
User Data Space
Reserved by Monitor
Memory Mapped Registers
RAM
RAM
ROM Code
The 2K
×
24-bit block of program memory ROM starting at ad-
dress 0x0800 contains a monitor function that is used to download
and execute user programs via the serial port. In addition, the
monitor function supports an interactive mode in which commands
are received and processed from a host. An example of such a host
is the Windows
-based Motion Control Debugger, which is part of
the software development system for the ADMC331. In the inter-
active mode, the host can access both the internal DSP and periph-
eral motor control registers of the ADMC331, read and write to
both program and data memory, implement breakpoints and per-
form single-step and run/halt operation as part of the program
debugging cycle.
In addition to the monitor function, the program memory ROM
contains a number of useful mathematical and motor control util-
ities that can be called as subroutines from the user code. A com-
plete list of these ROM functions is given in Table IV. The start
address of the function in the program memory ROM is also given.
Refer to the
ADMC331 DSP Motor Controller Developer’s Reference
Manual
for more details of the ROM functions.
Windows is a registered trademark of Microsoft Corporation.
相关PDF资料
PDF描述
ADMC331BST Single Chip DSP Motor Controller
ADMC331-ADVEVALKIT Single Chip DSP Motor Controller
ADMC331-PB Single Chip DSP Motor Controller
ADMCF327 28-Lead Flash Memory DSP Switched Reluctance Motor Controller
ADMCF327BR 28-Lead Flash Memory DSP Switched Reluctance Motor Controller
相关代理商/技术参数
参数描述
ADMC331-ADVEVALKIT 制造商:AD 制造商全称:Analog Devices 功能描述:Single Chip DSP Motor Controller
ADMC331BST 制造商:Analog Devices 功能描述:DSP Motor Controller 80-Pin TQFP 制造商:Analog Devices 功能描述:IC MOTOR CONTROLLER 制造商:Analog Devices 功能描述:SOME BENT LEADS
ADMC331BSTZ 制造商:Analog Devices 功能描述:DSP Motor Controller 80-Pin TQFP
ADMC331-PB 制造商:AD 制造商全称:Analog Devices 功能描述:Single Chip DSP Motor Controller
ADMC340BST 制造商:未知厂家 制造商全称:未知厂家 功能描述:Controller Miscellaneous - Datasheet Reference