参数资料
| 型号： | ADMC401BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 39/60页 |
| 文件大小： | 0K |
| 描述： | IC DSP 8CH 12BIT MOTCTRL 144LQFP |
| 标准包装： | 1 |
| 系列： | 电机控制 |
| 类型： | 定点 |
| 接口： | 串行端口 |
| 时钟速率： | 26MHz |
| 非易失内存： | ROM（6 kB） |
| 芯片上RAM： | 8kB |
| 电压 - 输入/输出： | 5.00V |
| 电压 - 核心： | 5.00V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LQFP |
| 供应商设备封装： | 144-LQFP（20x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
REV. B
ADMC401
–44–
ROM or E
2PROM. Clearing the UARTEN bit selects SPORT
mode, so that SPORT1 is configured in a manner identical to
the standard serial ports of the ADSP-21xx family. Following
reset, the UARTEN bit is cleared so that SPORT mode is selected.
Bit 6 of the MODECTRL register is used to select between
single update and double update operating modes of the PWM
generation unit. Clearing this bit selects single update mode,
while setting it selects double update mode. Following reset,
this bit is cleared so that single update mode is the default
configuration.
Bit 8 of the MODECTRL register is used to select between
independent and offset operating modes of the auxiliary PWM
unit. Clearing this bit selects offset mode, while setting it selects
independent mode. Following reset, this bit is cleared so that
offset mode is the default configuration.
SYSSTAT REGISTER
The SYSSTAT register provides various status information of
the ADMC401, such as the state of the
PWMTRIP pin, the
state of the watchdog flag, the state of the PWMPOL pin and
phase of the PWM
Bit 0 indicates the state of the
PWMTRIP pin such that the bit
is set if
PWMTRIP is HI and cleared if the pin is LO. Similarly,
Bit 2 indicates the state of the PWMPOL pin such that the bit is
set if PWMPOL is HI (active high PWM selected) and cleared if
the pin is LO (active low PWM selected).
Bit 1 is used to indicate if a watchdog timer timeout has oc-
curred. This bit is set following a watchdog timeout and can be
read on reset to determine if the reset is a normal power-on
reset or due to a watchdog trip.
Bit 3 of the SYSSTAT register is used to identify the half cycle
of operation of the PWM generation unit. During the first half
cycle, when the internal PWM timer is decrementing, this bit is
cleared. During the second half cycle, this bit is set while the
timer is incrementing.
SYSTEM CONTROL REGISTERS
The configuration of the MODECTRL and SYSSTAT register
is shown at the end of the data sheet.
PERIPHERAL AND DSP CORE REGISTERS
The address, name, type, used bits and reset value of all of the
peripheral registers of the ADMC401 are given in Table VIII.
Similarly, the DSP core registers of the ADMC401 are tabu-
lated in Table IX.
相关PDF资料 |
PDF描述 |
|---|---|
| ADN2850BCPZ25-RL7 | IC DGTL RHEO DL 25K 9BIT16LFCSP |
| ADN2860ACPZ250-RL7 | IC POT DGTL 3CH 250K 24-LFCSP |
| ADN4600ACPZ | IC CROSSPOINT SWITCH 8X8 64LFCSP |
| ADN4604ASVZ-RL | IC CROSSPOINT SWIT 16X16 100TQFP |
| ADN4605ABPZ | IC CROSSPOINT SWITCH 352BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADMC401BSTZKL1 | 制造商:Analog Devices 功能描述: |
| ADMC401-PB | 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Chip, DSP-Based High Performance Motor Controller |
| ADMCF326 | 制造商:AD 制造商全称:Analog Devices 功能描述:28-Lead Flash Memory DSP Motor Controller |
| ADMCF326BN | 制造商:Analog Devices 功能描述: |
| ADMCF326BR | 制造商:AD 制造商全称:Analog Devices 功能描述:28-Lead Flash Memory DSP Motor Controller |
发布紧急采购，3分钟左右您将得到回复。