- 您现在的位置：买卖IC网 > PDF目录11354 > ADN4604ASVZ (Analog Devices Inc)IC CROSSPOINT SWIT 16X16 100TQFP PDF资料下载
参数资料
| 型号： | ADN4604ASVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/40页 |
| 文件大小： | 0K |
| 描述： | IC CROSSPOINT SWIT 16X16 100TQFP |
| 标准包装： | 1 |
| 系列： | XStream™ |
| 功能： | 交叉点开关 |
| 电路： | 1 x 16:16 |
| 电压电源： | 单电源 |
| 电压 - 电源，单路/双路(±)： | 2.7 V ~ 3.6 V |
| 电流 - 电源： | 95mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Data Sheet
ADN4604
Rev. A | Page 25 of 40
I2C DATA READ
To read data from the ADN4604 register set, a microcontroller,
or any other I2C master must send the appropriate control
signals to the ADN4604 slave device. The steps are listed below;
the signals are controlled by the I2C master, unless otherwise
specified. A diagram of the procedure is shown in Figure 47.
1.
Send a start condition (while holding the SCL line high,
pull the SDA line low).
2.
Send the ADN4604 part address (seven bits) whose upper
five bits are the static value b10010 and whose lower two
bits are controlled by the input pins ADDR1 and ADDR0.
This transfer should be MSB first.
3.
Send the write indicator bit (0).
4.
Wait for the ADN4604 to acknowledge the request.
5.
Send the register address (eight bits) from which data is to
be read. This transfer should be MSB first. The register
address is kept in memory in the ADN4604 until the part
is reset or the register address is written over with the same
procedure (Step 1 to Step 6).
6.
Wait for the ADN4604 to acknowledge the request.
7.
Send a repeated start condition (while holding the SCL line
high, pull the SDA line low).
8.
Send the ADN4604 part address (seven bits) whose upper
five bits are the static value b10010 and whose lower two
bits are controlled by the input pins ADDR1 and ADDR0.
This transfer should be MSB first.
9.
Send the read indicator bit (1).
10. Wait for the ADN4604 to acknowledge the request.
11. The ADN4604 then serially transfers the data (eight bits)
held in the register indicated by the address set in Step 5.
12. Acknowledge the data.
13. Do one or more of the following:
a.
Send a stop condition (while holding the SCL line high
pull the SDA line high) and release control of the bus.
b.
Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 2 of the write procedure (see the I2C Data
Write section) to perform a write.
c.
Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 2 of this procedure to perform a read from
another address.
d.
Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 8 of this procedure to perform a read from
the same address.
The ADN4604 read process is shown in Figure 47. The SCL
signal is shown along with a general read operation and a
specific example. In the example, Data 0x49 is read from
Address 0x6D of an ADN4604 part with a part address of 0x4B.
The part address is seven bits wide and is composed of the
ADN4604 static upper five bits (b10010) and the pin program-
mable lower two bits (ADDR1 and ADDR0). In this example,
the ADDR1 and ADDR0 bits are set to b01. In Figure 47, the
corresponding step number is visible in the circle under the
waveform. The SCL line is driven by the I2C master and never
by the ADN4604 slave. As for the SDA line, the data in the
shaded polygons is driven by the ADN4604, whereas the data in
the nonshaded polygons is driven by the I2C master. The end
phase case shown is that of 13a.
Note that the SDA line only changes when the SCL line is low,
except for the case of sending a start, stop, or repeated start
condition, as in Step 1, Step 7, and Step 13. In Figure 47, A is
the same as ACK in Figure 46. Equally, Sr represents a repeated
start where the SDA line is brought high before SCL is raised.
SDA is then dropped while SCL is still high.
SCL
SDA
EXAMPLE
1
2
3
4
5
6
7
8
9
10
11
12
13a
b10010
A
A Sr
DATA
A
STOP
REGISTER ADDR
START
ADDR
[1:0]
ADDR
[1:0]
b10010
R/
W
A
R/
W
0
79
34
-0
47
Figure 47. I2C Read Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| GRM319R71E394KA01D | CAP CER 0.39UF 25V 10% X7R 1206 |
| ADV3229ACPZ | IC CROSSPOINT SW 16X8 72LFCSP |
| PIC24HJ64GP210AT-I/PF | IC PIC MCU FLASH 64KB 100-TQFP |
| PIC16C57-LPE/SO | IC MCU OTP 2KX12 28SOIC |
| PIC24HJ128GP306A-E/MR | IC PIC MCU FLASH 128KB 64-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN4604ASVZ-RL | 功能描述:IC CROSSPOINT SWIT 16X16 100TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 模拟开关，多路复用器，多路分解器 系列:XStream™ 其它有关文件:STG4159 View All Specifications 标准包装:5,000 系列:- 功能:开关 电路:1 x SPDT 导通状态电阻:300 毫欧 电压电源:双电源 电压 - 电源，单路/双路(±):±1.65 V ~ 4.8 V 电流 - 电源:50nA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:7-WFBGA，FCBGA 供应商设备封装:7-覆晶 包装:带卷 (TR) |
| ADN4604-EVALZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| ADN4604XSVZ | 制造商:Analog Devices 功能描述:4.25GBPS 16X16 CROSSBAR SWITCH - Trays |
| ADN4605 | 制造商:AD 制造商全称:Analog Devices 功能描述:4.25 Gbps 40 × 40 Digital Crosspoint Switch 3 dB, 6 dB, or 12 dB boost |
| ADN4605_1111 | 制造商:AD 制造商全称:Analog Devices 功能描述:4.25 Gbps 40 ?? 40 Digital |
发布紧急采购，3分钟左右您将得到回复。