- 您现在的位置：买卖IC网 > PDF目录11354 > ADN4604ASVZ (Analog Devices Inc)IC CROSSPOINT SWIT 16X16 100TQFP PDF资料下载
参数资料
| 型号： | ADN4604ASVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/40页 |
| 文件大小： | 0K |
| 描述： | IC CROSSPOINT SWIT 16X16 100TQFP |
| 标准包装： | 1 |
| 系列： | XStream™ |
| 功能： | 交叉点开关 |
| 电路： | 1 x 16:16 |
| 电压电源： | 单电源 |
| 电压 - 电源，单路/双路(±)： | 2.7 V ~ 3.6 V |
| 电流 - 电源： | 95mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Data Sheet
ADN4604
Rev. A | Page 17 of 40
SWITCH CORE
The ADN4604 switch core is a fully nonblocking 16 × 16 array
that allows multicast and broadcast configurations. The config-
uration of the switch core is programmed through the serial
control interface. The crosspoint configuration map controls
the connectivity of the switch core. The crosspoint configuration
map consists of a double-rank register architecture where each
rank consists of an 8-byte configuration map as shown in
Figure 41. The second rank registers contain the current state of
the crosspoint. The first rank registers contain the next state.
Each entry in the connection map stores four bits per output,
which indicates which of the 16 inputs are connected to a given
output. An entire connectivity matrix can be programmed at
once by passing data from the first rank registers into the
second rank registers.
The first rank registers are two separate volatile 8-byte memory
banks which store connection configurations for the cross-
point. Map 0 is the default map and is located at Address 0x90
to Address 0x97. By default, Map 0 contains a diagonal
connection configuration whereby Input 15 is connected to
Output 0, Input 14 to Output 1, Input 13 to Output 2, and so
on. Similarly, by default, Map 1 contains the opposite diagonal
connection configuration where Input 0 is connected to output
0, Input 1 to Output 1, and so on. Both maps are read/write
accessible registers. The active map is selected by writing to
the XPT table select register (Address 0x81).
The crosspoint is configured by addressing the register
assigned to the desired output and writing the desired
connection data into the first rank of latches in either Map 0
or Map 1. The connection data is equivalent to the binary
coded value of the input number. This process is repeated until
each of the desired connections is programmed.
In situations where multiple outputs are to be programmed to
a single input, a broadcast command is available. A broadcast
command is issued by writing the binary value of the desired
input to the XPT broadcast register (Address 0x82). The broad-
cast is applied to the selected map as selected in the map table
select register (Address 0x81).
All output connections are updated simultaneously by passing
the data from the first rank of latches into the second rank by
writing 0x01 to the XPT update register (Address 0x80). This
is a write-only register. The UPDATE pin is edge sensitive. The
switching time of the crosspoint array is measured from the VIL
level of the falling edge of the update signal to the 50% of the
high-speed output signal transition. If the UPDATE strobe is
unused, this pin should be pulled high
The current state of the crosspoint connectivity is available
by reading the XPT status registers (Address 0xB0 to Address
0xB7). Register descriptions for the Map 0, Map 1 and XPT
status registers are provided in Table 9. A complete register
map is provided in Table 18.
07934-
041
0
15
0
15
INP
UT
S
OUTPUTS
XPT CORE
0
15
0
15
INP
UT
S
OUTPUTS
REGISTER 0x90 TO REGISTER 0x97
XPT MAP 0
0
15
0
15
INP
UT
S
OUTPUTS
REGISTER 0x98 TO REGISTER 0x9F
XPT MAP 1
0
1
MAP TABLE
SELECT
REGISTER 0x81
XPT STATUS READ
REGISTER 0xB0 TO REGISTER 0xB7
UPDATE PIN
UPDATE
REGISTER 0x80
FIRST RANK REGISTERS
SECOND RANK REGISTERS
Figure 41. Crosspoint Connection Map Block Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| GRM319R71E394KA01D | CAP CER 0.39UF 25V 10% X7R 1206 |
| ADV3229ACPZ | IC CROSSPOINT SW 16X8 72LFCSP |
| PIC24HJ64GP210AT-I/PF | IC PIC MCU FLASH 64KB 100-TQFP |
| PIC16C57-LPE/SO | IC MCU OTP 2KX12 28SOIC |
| PIC24HJ128GP306A-E/MR | IC PIC MCU FLASH 128KB 64-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN4604ASVZ-RL | 功能描述:IC CROSSPOINT SWIT 16X16 100TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 模拟开关，多路复用器，多路分解器 系列:XStream™ 其它有关文件:STG4159 View All Specifications 标准包装:5,000 系列:- 功能:开关 电路:1 x SPDT 导通状态电阻:300 毫欧 电压电源:双电源 电压 - 电源，单路/双路(±):±1.65 V ~ 4.8 V 电流 - 电源:50nA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:7-WFBGA，FCBGA 供应商设备封装:7-覆晶 包装:带卷 (TR) |
| ADN4604-EVALZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| ADN4604XSVZ | 制造商:Analog Devices 功能描述:4.25GBPS 16X16 CROSSBAR SWITCH - Trays |
| ADN4605 | 制造商:AD 制造商全称:Analog Devices 功能描述:4.25 Gbps 40 × 40 Digital Crosspoint Switch 3 dB, 6 dB, or 12 dB boost |
| ADN4605_1111 | 制造商:AD 制造商全称:Analog Devices 功能描述:4.25 Gbps 40 ?? 40 Digital |
发布紧急采购，3分钟左右您将得到回复。