- 您现在的位置：买卖IC网 > PDF目录16944 > ADP122-3.3-EVALZ (Analog Devices Inc)BOARD EVALUATION 3.3V ADP122 PDF资料下载
参数资料
| 型号： | ADP122-3.3-EVALZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/24页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION 3.3V ADP122 |
| 标准包装： | 1 |
| 每 IC 通道数： | 1 - 单 |
| 输出电压： | 3.3V |
| 电流 - 输出： | 300mA |
| 输入电压： | 2.3 ~ 5.5 V |
| 稳压器类型： | 正，固定式 |
| 工作温度： | -40°C ~ 85°C |
| 板类型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | ADP122 |
Data Sheet
ABSOLUTE MAXIMUM RATINGS
ADP122/ADP123
Table 3.
Parameter
VIN to GND
ADJ to GND
EN to GND
VOUT to GND
Storage Temperature Range
Operating Ambient Temperature Range
Operating Junction Temperature
Soldering Conditions
Rating
?0.3 V to +6.5 V
?0.3 V to +6.5 V
?0.3 V to +6.5 V
?0.3 V to VIN
?65°C to +150°C
?40°C to +125°C
?40°C to +125°C
JEDEC J-STD-020
application and board layout. In applications in which high maxi-
mum power dissipation exists, close attention to thermal board
design is required. The value of θ JA may vary, depending on PCB
material, layout, and environmental conditions. The specified
values of θ JA are based on a 4-layer, 4 inch × 3 inch circuit board.
Refer to JESD51-7 for detailed information on the board
construction
Ψ JB is the junction-to-board thermal characterization parameter
and is measured in °C/W. The Ψ JB of the package is based on
modeling and calculation using a 4-layer board. The Guidelines for
Reporting and Using Package Thermal Information: JESD51-12
Stresses above those listed under Absolute Maximum Ratings may
cause permanent damage to the device. This is a stress rating
only; functional operation of the device at these or any other
conditions above those indicated in the operational section of
this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
THERMAL DATA
Absolute maximum ratings apply individually only, not in
combination. The ADP122/ADP123 can be damaged when the
junction temperature limits are exceeded. Monitoring ambient
temperature does not guarantee that T J will remain within the
specified temperature limits. In applications with high power
dissipation and poor thermal resistance, the maximum ambient
temperature may have to be derated.
In applications with moderate power dissipation and low PCB
states that thermal characterization parameters are not the same
as thermal resistances. Ψ JB measures the component power flowing
through multiple thermal paths rather than a single path as in
thermal resistance, θ JB . Therefore, Ψ JB thermal paths include
convection from the top of the package as well as radiation from
the package—factors that make Ψ JB more useful in real-world
applications. Maximum junction temperature (T J ) is calculated
from the board temperature (T B ) and power dissipation (P D )
using the formula
T J = T B + ( P D × Ψ JB )
Refer to JESD51-8 and JESD51-12 for more detailed information
about Ψ JB .
THERMAL RESISTANCE
θ JA and Ψ JB are specified for the worst-case conditions, that is, a
device soldered in a circuit board for surface-mount packages.
thermal resistance, the maximum ambient temperature can
exceed the maximum limit as long as the junction temperature
is within specification limits. The junction temperature (T J ) of
the device is dependent on the ambient temperature (T A ), the
power dissipation of the device (P D ), and the junction-to-ambient
thermal resistance of the package (θ JA ).
Maximum junction temperature (T J ) is calculated from the
ambient temperature (T A ) and power dissipation (P D ) using the
formula
Table 4. Thermal Resistance
Package Type
5-Lead TSOT
6-Lead 2 mm × 2 mm LFCSP
ESD CAUTION
θ JA
170
68.9
Ψ JB
43
44.1
Unit
°C/W
°C/W
T J = T A + ( P D × θ JA )
The junction-to-ambient thermal resistance (θ JA ) of the package
is based on modeling and calculation using a 4-layer board. The
junction-to-ambient thermal resistance is highly dependent on the
Rev. E | Page 5 of 24
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JVR-EY | CONVERTER MOD DC/DC 7.5V 50W |
| VE-JVP-EY | CONVERTER MOD DC/DC 13.8V 50W |
| 879364-000 | BOOT MOLDED |
| LGU2E681MELA | CAP ALUM 680UF 250V 20% SNAP |
| VE-JVX-EY | CONVERTER MOD DC/DC 5.2V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP122ACPZ-1.8-R7 | 功能描述:IC REG LDO 1.8V .3A 6LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 其它有关文件:LD39015JXX12 View All Specifications 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:1.2V 输入电压:1.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-WFBGA，FCBGA 供应商设备封装:4-覆晶（1.07x1.07） 包装:Digi-Reel® 其它名称:497-11958-6 |
| ADP122ACPZ-2.0-R7 | 功能描述:IC REG LDO 2V .3A 6LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 其它有关文件:LD39015JXX12 View All Specifications 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:1.2V 输入电压:1.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-WFBGA，FCBGA 供应商设备封装:4-覆晶（1.07x1.07） 包装:Digi-Reel® 其它名称:497-11958-6 |
| ADP122ACPZ-2.5-R7 | 功能描述:IC REG LDO 2.5V .3A 6LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 其它有关文件:LD39015JXX12 View All Specifications 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:1.2V 输入电压:1.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-WFBGA，FCBGA 供应商设备封装:4-覆晶（1.07x1.07） 包装:Digi-Reel® 其它名称:497-11958-6 |
| ADP122ACPZ-2.6-R7 | 功能描述:IC REG LDO 2.6V .3A 6LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 其它有关文件:LD39015JXX12 View All Specifications 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:1.2V 输入电压:1.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-WFBGA，FCBGA 供应商设备封装:4-覆晶（1.07x1.07） 包装:Digi-Reel® 其它名称:497-11958-6 |
| ADP122ACPZ-2.8-R7 | 功能描述:IC REG LDO 2.8V .3A 6LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 其它有关文件:LD39015JXX12 View All Specifications 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:1.2V 输入电压:1.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-WFBGA，FCBGA 供应商设备封装:4-覆晶（1.07x1.07） 包装:Digi-Reel® 其它名称:497-11958-6 |
发布紧急采购，3分钟左右您将得到回复。