- 您现在的位置：买卖IC网 > PDF目录19389 > ADSP-2105BP-80 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 68PLCC PDF资料下载
参数资料
| 型号： | ADSP-2105BP-80 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 45/64页 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 68PLCC |
| 标准包装： | 19 |
| 系列： | ADSP-21xx |
| 类型： | 定点 |
| 接口： | 同步串行端口（SSP） |
| 时钟速率： | 20MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 3kB |
| 电压 - 输入/输出： | 5.00V |
| 电压 - 核心： | 5.00V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC（24.23x24.23） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
ADSP-21xx
REV. B
–5–
Figure 1. ADSP-21xx Block Diagram
One bus grant execution mode (GO Mode) allows the ADSP-
21xx to continue running from internal memory. A second
execution mode requires the processor to halt while buses are
granted.
Each ADSP-21xx processor can respond to several different
interrupts. There can be up to three external interrupts,
configured as edge- or level-sensitive. Internal interrupts can be
generated by the timer, serial ports, and, on the ADSP-2111,
the host interface port. There is also a master RESET signal.
Booting circuitry provides for loading on-chip program memory
automatically from byte-wide external memory. After reset,
three wait states are automatically generated. This allows, for
example, a 60 ns ADSP-2101 to use a 200 ns EPROM as
external boot memory. Multiple programs can be selected and
loaded from the EPROM with no additional hardware.
The data receive and transmit pins on SPORT1 (Serial Port 1)
can be alternatively configured as a general-purpose input flag
and output flag. You can use these pins for event signalling to
and from an external device. The ADSP-2111 has three
additional flag outputs whose states are controlled through
software.
A programmable interval timer can generate periodic interrupts.
A 16-bit count register (TCOUNT) is decremented every n
cycles, where n–1 is a scaling value stored in an 8-bit register
(TSCALE). When the value of the count register reaches zero,
an interrupt is generated and the count register is reloaded from
a 16-bit period register (TPERIOD).
Serial Ports
The ADSP-21xx processors include two synchronous serial
ports (“SPORTs”) for serial communications and multiproces-
sor communication. All of the ADSP-21xx processors have two
serial ports (SPORT0, SPORT1) except for the ADSP-2105,
which has only SPORT1.
The serial ports provide a complete synchronous serial interface
with optional companding in hardware. A wide variety of
framed or frameless data transmit and receive modes of opera-
tion are available. Each SPORT can generate an internal
programmable serial clock or accept an external serial clock.
Each serial port has a 5-pin interface consisting of the following
signals:
Signal Name
Function
SCLK
Serial Clock (I/O)
RFS
Receive Frame Synchronization (I/O)
TFS
Transmit Frame Synchronization (I/O)
DR
Serial Data Receive
DT
Serial Data Transmit
The ADSP-21xx serial ports offer the following capabilities:
Bidirectional—Each SPORT has a separate, double-buffered
transmit and receive function.
Flexible Clocking—Each SPORT can use an external serial
clock or generate its own clock internally.
R Bus
16
DMD BUS
HOST
PORT
CONTROL
PMD BUS
DMA BUS
PMA BUS
14
24
16
EXTERNAL
ADDRESS
BUS
EXTERNAL
DATA
BUS
HOST
PORT
DATA
BOOT
ADDRESS
GENERATOR
TIMER
14
11
BUS
EXCHANGE
COMPANDING
CIRCUITRY
5
16
24
RECEIVE REG
TRANSMIT REG
SERIAL
PORT 1
EXTERNAL
HOST PORT
BUS
DMA BUS
PMA BUS
DMD BUS
PMD BUS
HOST INTERFACE PORT
(ADSP-2111 Only)
FLAGS
(ADSP-2111 Only)
3
PROGRAM
SEQUENCER
INSTRUCTION
REGISTER
PROGRAM
MEMORY
SRAM
or ROM
DATA
MEMORY
SRAM
DATA
ADDRESS
GENERATOR
#2
DATA
ADDRESS
GENERATOR
#1
14
INPUT REGS
OUTPUT REGS
SHIFTER
INPUT REGS
OUTPUT REGS
MAC
INPUT REGS
OUTPUT REGS
ALU
RECEIVE REG
TRANSMIT REG
SERIAL
PORT 0
(Not on ADSP-2105)
5
16
MUX
24
MUX
相关PDF资料 |
PDF描述 |
|---|---|
| ADSP-BF542MBBCZ-5M | IC DSP 16BIT 533MHZ MDDR 400CBGA |
| ADSP-BF525KBCZ-5C2 | IC DSP CTRLR 16B W/CODEC 289BGA |
| ADSP-21266SKBCZ-2D | IC DSP 32BIT 200MHZ 136-CSPBGA |
| SWS600L-48 | POWER SUPPLY 48V SGL OUTPUT |
| DS75LXU+T&R | IC THERMOMETER/STAT DIG 8-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-2105BP-80REEL | 制造商:Analog Devices 功能描述:DSP FIX PT 16BIT 20MHZ 20MIPS - Tape and Reel |
| ADSP-2105BPZ-80 | 功能描述:IC DSP CONTROLLER 16BIT 68PLCC RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:ADSP-21xx 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-2105BPZ-80 | 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER |
| ADSP-2105BPZ-80RL | 制造商:Analog Devices 功能描述: |
| ADSP-2105KP-40 | 制造商:Analog Devices 功能描述:Digital Signal Processor, 16 Bit, 68 Pin, Plastic, PLCC |
发布紧急采购，3分钟左右您将得到回复。