参数资料
型号: ADSP-21060CW-160
厂商: Analog Devices Inc
文件页数: 32/64页
文件大小: 0K
描述: IC DSP CONTROLLER 32BIT 240CQFP
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: 主机接口,连接端口,串行端口
时钟速率: 40MHz
非易失内存: 外部
芯片上RAM: 512kB
电压 - 输入/输出: 5.00V
电压 - 核心: 5.00V
工作温度: -40°C ~ 100°C
安装类型: 表面贴装
封装/外壳: 240-CBFQFP 裸露焊盘
供应商设备封装: 240-CQFP(32x32)
包装: 托盘
Rev. F
|
Page 38 of 64
|
March 2008
ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC
Link Ports —1 × CLK Speed Operation
Table 23. Link Ports—Receive
5 V
3.3 V
Unit
Parameter
Min
Max
Min
Max
Timing Requirements
tSLDCL
Data Setup Before LCLK Low1
3.5
3
ns
tHLDCL
Data Hold After LCLK Low
3
ns
tLCLKIW
LCLK Period (1
u Operation)
tCK
ns
tLCLKRWL
LCLK Width Low
6
ns
tLCLKRWH
LCLK Width High
55ns
Switching Characteristics
tDLAHC
LACK High Delay After CLKIN High2, 3
18 + DT/2
28.5 + DT/2
18 + DT/2
28.5 + DT/2
ns
tDLALC
LACK Low Delay After LCLK High
–3
+13
–3
+13
ns
tENDLK
LACK Enable From CLKIN
5 + DT/2
ns
tTDLK
LACK Disable From CLKIN
20 + DT/2
ns
1 For ADSP-21062, specification is 3 ns min.
2 LACK goes low with tDLALC relative to rise of LCLK after first nibble, but does not go low if the receiver’s link buffer is not about to fill.
3 For ADSP-21060C, specification is 18 + DT/2 ns min, 29 + DT/2 ns max.
Table 24. Link Ports—Transmit
5 V
3.3 V
Unit
Parameter
Min
Max
Min
Max
Timing Requirements
tSLACH
LACK Setup Before LCLK High1
18
ns
tHLACH
LACK Hold After LCLK High
–7
ns
Switching Characteristics
tDLCLK
Data Delay After CLKIN (1
u
Operation)2
15.5
ns
tDLDCH
Data Delay After LCLK High3
32.5
ns
tHLDCH
Data Hold After LCLK High
–3
ns
tLCLKTWL
LCLK Width Low4
(tCK/2) – 2
(tCK/2) + 2
(tCK/2) – 1
(tCK/2) + 1.25
ns
tLCLKTWH
LCLK Width High5
(tCK/2) – 2
(tCK/2) + 2
(tCK/2) – 1.25
(tCK/2) + 1
ns
tDLACLK
LCLK Low Delay After LACK High6
(tCK/2) + 8.5
(3
u tCK/2) + 17 (tCK/2) + 8
(3
u tCK/2) + 17.5 ns
tENDLK
LACK Enable From CLKIN
5 + DT/2
ns
tTDLK
LACK Disable From CLKIN
20 + DT/2
ns
1 For ADSP-21060L/ADSP-21060LC, specification is 20 ns min.
2 For ADSP-21060L, specification is 16.5 ns max; for ADSP-21060LC, specification is 16.75 ns max.
3 For ADSP-21062, specification is 2.5 ns max.
4 For ADSP-21062, specification is (tCK/2) – 1 ns min, (tCK/2) + 1.25 ns max; for ADSP-21062L, specification is (tCK/2) – 1 ns min, (tCK/2) + 1.5 ns max; for ADSP-21060LC
specification is (tCK/2) – 1 ns min, (tCK/2) + 2.25 ns max.
5 For ADSP-21062, specification is (tCK/2) – 1.25 ns min, (tCK/2) + 1 ns max; for ADSP-21062L, specification is (tCK/2) – 1.5 ns min, (tCK/2) + 1 ns max; for ADSP-21060C
specification is (tCK/2) – 2.25 ns min, (tCK/2) + 1 ns max.
6 For ADSP-21062, specification is (tCK/2) + 8.75 ns min, (3 × tCK/2) + 17 ns max; for ADSP-21062L, specification is (tCK/2) + 8 ns min, (3 × tCK/2) + 17 ns max; for
ADSP-21060LC specification is (tCK/2) + 8 ns min, (3 × tCK/2) + 18.5 ns max.
相关PDF资料
PDF描述
ADSP-21060LCB-133 IC DSP CONTROLLER 32BIT 225BGA
VI-B4Z-CY-F2 CONVERTER MOD DC/DC 2V 20W
ATFC-0402-1N2-BT INDUCTOR THIN FILM 1.2NH 0402
ADSP-21060LAB-160 IC DSP CONTROLLER 32BIT 225BGA
REC3-1215DRW/H/B CONV DC/DC 3W 9-18VIN +/-15VOUT
相关代理商/技术参数
参数描述
ADSP-21060CWZ-133 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 33MHZ 240CQFP - Trays
ADSP-21060CWZ-160 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 40MHZ 40MIPS 240CQFP - Trays
ADSP-21060CZ-133 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21060CZ-160 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21060CZ-160 制造商:Analog Devices 功能描述:Digital Signal Processor IC Supply Volta