参数资料
型号: ADSP-21262SKBC-200
厂商: Analog Devices Inc
文件页数: 27/60页
文件大小: 0K
描述: IC DSP 32BIT 200MHZ 136-CSPBGA
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: DAI,SPI
时钟速率: 200MHz
非易失内存: ROM(512 kB)
芯片上RAM: 256kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 136-LFBGA,CSPBGA
供应商设备封装: 136-CSPBGA(12x12)
包装: 托盘
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Memory Write—Parallel Port
Use these specifications for asynchronous interfacing to memo-
ries (and memory-mapped peripherals) when the processor is
accessing external memory space.
Table 22. 8-Bit Memory Write Cycle
K and B Grade
Y Grade
Parameter
Min
Min
Unit
Switching Characteristics
t ADAH
t ALEW
t ADAS 1
t ALERW
t RWALE
t WRH
1
t WW
t ADWL
t ADWH
t DWS
t DWH
t DAWH
ALE Pulse Width 2 × t PCLK – 2.0
AD15–0 Address Setup Before ALE Deasserted t PCLK – 2.8
ALE Deasserted to Write Asserted 2 × t PCLK – 3.8
Write Deasserted to ALE Asserted H + 0.5
Delay Between WR Rising Edge to Next WR Falling Edge F + H + t PCLK – 2.3
AD15–0 Address Hold After ALE Deasserted t PCLK – 0.5
WR Pulse Width D – F – 2.0
AD15–8 Address to WR Low t PCLK – 2.8
AD15–8 Address Hold After WR High H
AD7–0 Data Setup Before WR High D – F + t PCLK – 4.0
AD7–0 Data Hold After WR High H
AD15–8 Address to WR High D – F + t PCLK – 4.0
2 × t PCLK – 2.0
t PCLK – 2.8
2 × t PCLK – 3.8
H + 0.5
F + H + t PCLK – 2.3
t PCLK – 0.5
D – F – 2.0
t PCLK – 3.5
H
D – F + t PCLK – 4.0
H
D – F + t PCLK – 4.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
D = (The value set by the PPDUR Bits (5–1) in the PPCTL register) × t PCLK .
H = t PCLK (if a hold cycle is specified, else H = 0)
F = 7 × t PCLK (if FLASH_MODE is set, else F = 0). If FLASH_MODE is set, D must be ? 9 × t PCLK .
1
On reset, ALE is an active high cycle. However, it can be configured by software to be active low.
ALE
t ALEW
t ALERW
t RWALE
t WW
WR
RD
t ADWL
t DAWH
t WRH
t ADAS
t ADAH
t ADWH
AD15 - 8
VALID
ADDRESS
VALID ADDRESS
VALID ADDRESS
t DWH
t DWS
AD7 - 0
VALID
ADDRESS
VALID DATA
VALID DATA
NOTE: MEMORY WRITES ALWAYS OCCUR IN GROUPS OF FOUR BETWEEN ALE CYCLES. THIS FIGURE
SHOWS ONLY TWO MEMORY WRITES TO PROVIDE THE NECESSARY TIMING INFORMATION.
Figure 19. Write Cycle for 8-Bit Memory Timing
Rev. J |
Page 27 of 60 |
July 2013
相关PDF资料
PDF描述
MC78L08ABP IC REG LDO 8V .1A TO92
TPSC107K010R0150 CAP TANT 100UF 10V 10% 2312
MC7824BT IC REG LDO 24V 1A TO220AB
ADSP-21489KSWZ-3A IC CCD SIGNAL PROCESSOR 100LQFP
MC7818CT IC REG LDO 18V 1A TO220AB
相关代理商/技术参数
参数描述
ADSP-21262SKBC200R 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 200MHz 200MIPS 136-Pin CSP-BGA T/R
ADSP-21262SKBC-200X 制造商:Analog Devices 功能描述:
ADSP-21262SKBCZ200 功能描述:IC DSP CTLR 32BIT 136CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21262SKBCZ200 制造商:Analog Devices 功能描述:DIGITAL SIGNAL PROCESSOR IC
ADSP21262SKBCZ200R 功能描述:IC DSP CTLR 32BIT 136CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘