参数资料
型号: ADSP-21262SKBC-200
厂商: Analog Devices Inc
文件页数: 42/60页
文件大小: 0K
描述: IC DSP 32BIT 200MHZ 136-CSPBGA
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: DAI,SPI
时钟速率: 200MHz
非易失内存: ROM(512 kB)
芯片上RAM: 256kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 136-LFBGA,CSPBGA
供应商设备封装: 136-CSPBGA(12x12)
包装: 托盘
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
SPI Interface—Master
The processor contains two SPI ports. The primary has dedi-
cated pins and the secondary is available through the DAI. The
timing provided in Table 39 and Table 40 applies to both ports.
Table 39. SPI Interface Protocol—Master Switching and Timing Specifications
K and B Grade
Y Grade
Parameter
Min Max
Min
Max
Unit
Timing Requirements
t SSPIDM
t SSPIDM
t HSPIDM
Data Input Valid to SPICLK Edge (Data Input Setup Time)
Data Input Valid to SPICLK Edge (Data Input Setup Time) (SPI2)
SPICLK Last Sampling Edge to Data Input Not Valid
5.2
8.2
2
6.2
9.5
2
ns
ns
ns
Switching Characteristics
t SPICLKM
t SPICHM
t SPICLM
t DDSPIDM
t DDSPIDM
t HDSPIDM
t SDSCIM
t SDSCIM
t HDSM
t SPITDM
Serial Clock Cycle
Serial Clock High Period
Serial Clock Low Period
SPICLK Edge to Data Out Valid (Data Out Delay Time)
SPICLK Edge to Data Out Valid (Data Out Delay Time) (SPI2)
SPICLK Edge to Data Out Not Valid (Data Out Hold Time)
FLAG3–0IN (SPI Device Select) Low to First SPICLK Edge
FLAG3–0IN (SPI Device Select) Low to First SPICLK Edge (SPI2)
Last SPICLK Edge to FLAG3–0IN High
Sequential Transfer Delay
8 × t PCLK – 2
4 × t PCLK – 2
4 × t PCLK – 2
4 × t PCLK – 2
4 × t PCLK – 2.5
4 × t PCLK – 2.5
4 × t PCLK – 2
4 × t PCLK – 1
3.0
8.0
8 × t PCLK – 2
4 × t PCLK – 2
4 × t PCLK – 2
4 × t PCLK – 2
4 × t PCLK – 3.0
4 × t PCLK – 3.0
4 × t PCLK – 2
4 × t PCLK – 1
3.0
9.5
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
DPI
(OUTPUT)
t SDSCIM
t SPICHM
t SPICLM
t SPICLKM
t HDSM
t SPITDM
SPICLK
(CP = 0,
CP = 1)
(OUTPUT)
MOSI
(OUTPUT)
t DDSPIDM
t HDSPIDM
CPHASE = 1
t SSPIDM
t HSPIDM
t SSPIDM
t HSPIDM
MISO
(INPUT)
MOSI
(OUTPUT)
t DDSPIDM
t HDSPIDM
CPHASE = 0
t SSPIDM
t HSPIDM
MISO
(INPUT)
Figure 34. SPI Master Timing
Rev. J |
Page 42 of 60 |
July 2013
相关PDF资料
PDF描述
MC78L08ABP IC REG LDO 8V .1A TO92
TPSC107K010R0150 CAP TANT 100UF 10V 10% 2312
MC7824BT IC REG LDO 24V 1A TO220AB
ADSP-21489KSWZ-3A IC CCD SIGNAL PROCESSOR 100LQFP
MC7818CT IC REG LDO 18V 1A TO220AB
相关代理商/技术参数
参数描述
ADSP-21262SKBC200R 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 200MHz 200MIPS 136-Pin CSP-BGA T/R
ADSP-21262SKBC-200X 制造商:Analog Devices 功能描述:
ADSP-21262SKBCZ200 功能描述:IC DSP CTLR 32BIT 136CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21262SKBCZ200 制造商:Analog Devices 功能描述:DIGITAL SIGNAL PROCESSOR IC
ADSP21262SKBCZ200R 功能描述:IC DSP CTLR 32BIT 136CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘