- 您现在的位置：买卖IC网 > PDF目录19396 > ADSP-21479KBCZ-2A (Analog Devices Inc)IC DSP SHARC 266MHZ LP 196CSPBGA PDF资料下载
参数资料
| 型号： | ADSP-21479KBCZ-2A |
| 厂商： | Analog Devices Inc |
| 文件页数： | 23/72页 |
| 文件大小： | 0K |
| 描述： | IC DSP SHARC 266MHZ LP 196CSPBGA |
| 标准包装： | 1 |
| 系列： | SHARC® |
| 类型： | 浮点 |
| 接口： | DAI，DPI，EBI/EMI，I²C，SPI，SPORT，UART/USART |
| 时钟速率： | 266MHz |
| 非易失内存： | ROM（4Mb） |
| 芯片上RAM： | 5Mb |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.20V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 196-LFBGA，CSPBGA |
| 供应商设备封装： | 196-CSPBGA（12x12） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
Rev. A
|
Page 3 of 72
|
September 2011
GENERAL DESCRIPTION
The ADSP-21478 and ADSP-21479 SHARC
processors are
members of the SIMD SHARC family of DSPs that feature Ana-
log Devices’ Super Harvard Architecture. The processors are
source code compatible with the ADSP-2126x, ADSP-2136x,
ADSP-2137x, ADSP-2146x, and ADSP-2116x DSPs as well as
with first generation ADSP-2106x SHARC processors in SISD
(single-instruction, single-data) mode. These processors are
32-bit/40-bit floating-point processors optimized for high per-
formance audio applications with a large on-chip SRAM,
multiple internal buses to eliminate I/O bottlenecks, and an
innovative digital applications interface (DAI).
Table 1 shows performance benchmarks for the ADSP-2147x
processors. Table 2 shows the features of the individual product
offerings.
The diagram on Page 1 shows the two clock domains (core and
I/O processor) that make up the ADSP-2147x processors. The
core clock domain contains the following features.
Two processing elements (PEx, PEy), each of which com-
prises an ALU, multiplier, shifter, and data register file
Two data address generators (DAG1, DAG2)
A program sequencer with instruction cache
PM and DM buses capable of supporting 2 × 64-bit data
transfers between memory and the core at every core pro-
cessor cycle
One periodic interval timer with pinout
On-chip SRAM (up to 5 Mbit)
A JTAG test access port for emulation and boundary scan.
The JTAG provides software debug through user break-
points, which allows flexible exception handling.
The block diagram of the ADSP-2147x on Page 1 also shows the
peripheral clock domain (also known as the I/O processor),
which contains the following features:
IOD0 (peripheral DMA) and IOD1 (external port DMA)
buses for 32-bit data transfers
Peripheral and external port buses for core connection
External port with an asynchronous memory interface
(AMI) and SDRAM controller
4 units for pulse width modulation (PWM) control
1 memory-to-memory (MTM) unit for internal-to-internal
memory transfers
Table 1. Processor Benchmarks
Benchmark Algorithm
Speed
(at 300 MHz)
1024 Point Complex FFT (Radix 4, with Reversal) 30.59 μs
FIR Filter (per Tap)1
1 Assumes two files in multichannel SIMD mode.
1.66 ns
IIR Filter (per Biquad)1
6.65 ns
Matrix Multiply (Pipelined)
[3 × 3] × [3 × 1]
[4 × 4] × [4 × 1]
14.99 ns
26.66 ns
Divide (y/×)
11.61 ns
Inverse Square Root
18.08 ns
Table 2. ADSP-2147x Family Features
Feature
ADSP-21478
ADSP-21479
Frequency
Up to 300 MHz
RAM
3 Mbit
5 Mbit
ROM
N/A
Pulse-Width Modulation
4 Units (3 in 100-lead package)
External Port Interface
(SDRAM, AMI)
1
Yes, 16-Bit
Serial Ports
8
Direct DMA from SPORTs to
External Memory
Yes
FIR, IIR, FFT Accelerator
Yes
MediaLB Interface
Automotive Models Only
Watch Dog Timer2
Yes
Real-Time Clock2
Yes
Shift Register
Yes
IDP/PDAP
Yes
UART
1
DAI (SRU)/DPI (SRU2)
20/14 Pins
S/PDIF Transceiver
1
SPI
2
TWI
1
SRC SNR Performance
–128 dB
Thermal Diode
3
Yes
VISA Support
Yes
Package1
196-Ball CSP_BGA
100-Lead LQFP
1 The 100-lead packages of the ADSP-21478 and ADSP-21479 processors do not
contain an external port. The SDRAM controller pins must be disabled when
using this package. For more information, see Pin Function Descriptions
2 Available on the 196-ball CSP_BGA package only.
3 Available on the 100-lead package only.
Table 2. ADSP-2147x Family Features (Continued)
Feature
ADSP-21478
ADSP-21479
相关PDF资料 |
PDF描述 |
|---|---|
| HMM36DRKF-S13 | CONN EDGECARD 72POS .156 EXTEND |
| GMM43DSEF-S13 | CONN EDGECARD 86POS .156 EXTEND |
| HWS150-3/A | PWR SUP IND 3.3V 30A SNG OUTPUT |
| HWS150-5/A | PWR SUP IND 5V 30A SNG OUTPUT |
| MAX6514UKP035+T | IC TEMP SWITCH SOT23-5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21479KBCZ-3A | 功能描述:IC DSP SHARK 300MHZ 196CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21479KBCZ-3AX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-21479KBCZ-ENG | 制造商:Analog Devices 功能描述:SHARC PROCESSOR - Trays |
| ADSP-21479KCPZ-1A | 功能描述:IC DSP SHARK 200MHZ 88LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21479KSWZ-1A | 功能描述:数字信号处理器和控制器 - DSP, DSC 200MHz 100 ld Low Power Sharc Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。