- 您现在的位置：买卖IC网 > PDF目录19504 > ADSP-2181BSTZ-133 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 128TQFP PDF资料下载
参数资料
| 型号： | ADSP-2181BSTZ-133 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 23/32页 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 128TQFP |
| 产品变化通告： | Mold Change 11/Jul/2012 |
| 标准包装： | 1 |
| 系列： | ADSP-21xx |
| 类型： | 定点 |
| 接口： | 同步串行端口（SSP） |
| 时钟速率： | 33.3MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 80kB |
| 电压 - 输入/输出： | 5.00V |
| 电压 - 核心： | 5.00V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP |
| 供应商设备封装： | 128-TQFP（14x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
ADSP-2181
–3–
REV. D
ADSP-2181 can fetch an operand from program memory and
the next instruction in the same cycle.
In addition to the address and data bus for external memory
connection, the ADSP-2181 has a 16-bit Internal DMA port
(IDMA port) for connection to external systems. The IDMA
port is made up of 16 data/address pins and five control pins.
The IDMA port provides transparent, direct access to the DSPs
on-chip program and data RAM.
An interface to low cost byte-wide memory is provided by the
Byte DMA port (BDMA port). The BDMA port is bidirectional
and can directly address up to four megabytes of external RAM
or ROM for off-chip storage of program overlays or data tables.
The byte memory and I/O memory space interface supports slow
memories and I/O memory-mapped peripherals with program-
mable wait state generation. External devices can gain control of
external buses with bus request/grant signals (
BR, BGH and BG).
One execution mode (Go Mode) allows the ADSP-2181 to con-
tinue running from on-chip memory. Normal execution mode
requires the processor to halt while buses are granted.
The ADSP-2181 can respond to 13 possible interrupts, eleven
of which are accessible at any given time. There can be up to six
external interrupts (one edge-sensitive, two level-sensitive and
three configurable) and seven internal interrupts generated by
the timer, the serial ports (SPORTs), the Byte DMA port and
the power-down circuitry. There is also a master
RESET signal.
The two serial ports provide a complete synchronous serial inter-
face with optional companding in hardware and a wide variety of
framed or frameless data transmit and receive modes of operation.
Each port can generate an internal programmable serial clock or
accept an external serial clock.
The ADSP-2181 provides up to 13 general-purpose flag pins.
The data input and output pins on SPORT1 can be alternatively
configured as an input flag and an output flag. In addition, there
are eight flags that are programmable as inputs or outputs and
three flags that are always outputs.
A programmable interval timer generates periodic interrupts. A
16-bit count register (TCOUNT) is decremented every n pro-
cessor cycles, where n is a scaling value stored in an 8-bit regis-
ter (TSCALE). When the value of the count register reaches
zero, an interrupt is generated and the count register is reloaded
from a 16-bit period register (TPERIOD).
Serial Ports
The ADSP-2181 incorporates two complete synchronous serial
ports (SPORT0 and SPORT1) for serial communications and
multiprocessor communication.
Here is a brief list of the capabilities of the ADSP-2181 SPORTs.
Refer to the ADSP-2100 Family User’s Manual, Third Edition for
further details.
SPORTs are bidirectional and have a separate, double-
buffered transmit and receive section.
SPORTs can use an external serial clock or generate their
own serial clock internally.
SPORTs have independent framing for the receive and trans-
mit sections. Sections run in a frameless mode or with frame
synchronization signals internally or externally generated.
Frame sync signals are active high or inverted, with either of
two pulsewidths and timings.
OUTPUT REGS
ALU
OUTPUT REGS
MAC
TIMER
INPUT REGS
ADSP-2181 INTEGRATION
DATA
ADDRESS
GENERATOR
#1
DATA
ADDRESS
GENERATOR
#2
21xx CORE
PMA BUS
DMA BUS
PMD BUS
INSTRUCTION
REGISTER
PROGRAM
SEQUENCER
BUS
EXCHANGE
DMD BUS
PROGRAM
SRAM
16K
24
DATA
SRAM
16K
16
BYTE
DMA
CONTROLLER
MUX
14
24
16
DMD
BUS
PMA BUS
DMA BUS
PMD BUS
INPUT REGS
SHIFTER
OUTPUT REGS
INPUT REGS
MAC
OUTPUT REGS
INPUT REGS
ALU
OUTPUT REGS
R BUS
16
TRANSMIT REG
RECEIVE REG
SERIAL
PORT 0
TRANSMIT REG
RECEIVE REG
SERIAL
PORT 0
COMPANDING
CIRCUITRY
5
INTERNAL
DMA
PORT
INTERRUPTS
POWER-
DOWN
CONTROL
LOGIC
2
8
3
MUX
PROGRAMMABLE
I/O
FLAGS
14
EXTERNAL
ADDRESS
BUS
EXTERNAL
DATA
BUS
16
4
24
Figure 1. ADSP-2181 Block Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| GCM15DCTH-S288 | CONN EDGECARD 30POS .156 EXTEND |
| ADP3339AKCZ-2.5-RL | IC REG LDO 2.5V 1.5A SOT-223 |
| ADSP-21369BSWZ-1A | IC DSP 32BIT 266MHZ 208LQFP |
| V300A36E400B2 | CONVERTER MOD DC/DC 36V 400W |
| KRM55WR71J226MH01K | CAP CER 22UF 63V 20% X7R 2220 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-2181BSTZ-133 | 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER |
| ADSP-2181BSZ-133 | 功能描述:IC DSP CONTROLLER 16BIT 128PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:ADSP-21xx 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-2181BSZ-133 | 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER |
| ADSP-2181KS-115 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DSP W/LARGE RAM, 28.8MIPS C GRDE, PQFP - Bulk |
| ADSP2181KS133 | 制造商:AD 功能描述:New 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。