参数资料
型号: ADSP-2181BSTZ-133
厂商: Analog Devices Inc
文件页数: 28/32页
文件大小: 0K
描述: IC DSP CONTROLLER 16BIT 128TQFP
产品变化通告: Mold Change 11/Jul/2012
标准包装: 1
系列: ADSP-21xx
类型: 定点
接口: 同步串行端口(SSP)
时钟速率: 33.3MHz
非易失内存: 外部
芯片上RAM: 80kB
电压 - 输入/输出: 5.00V
电压 - 核心: 5.00V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 128-LQFP
供应商设备封装: 128-TQFP(14x20)
包装: 托盘
ADSP-2181
–5–
REV. D
Table I. Interrupt Priority and Interrupt Vector Addresses
Interrupt Vector
Source of Interrupt
Address (Hex)
Reset (or Power-Up with PUCR = 1) 0000
(Highest Priority)
Power-Down (Nonmaskable)
002C
IRQ2
0004
IRQL1
0008
IRQL0
000C
SPORT0 Transmit
0010
SPORT0 Receive
0014
IRQE
0018
BDMA Interrupt
001C
SPORT1 Transmit or
IRQ1
0020
SPORT1 Receive or
IRQ0
0024
Timer
0028
(Lowest Priority)
Interrupt routines can either be nested with higher priority
interrupts taking precedence or processed sequentially. Inter-
rupts can be masked or unmasked with the IMASK register.
Individual interrupt requests are logically ANDed with the bits
in IMASK; the highest priority unmasked interrupt is then
selected. The power-down interrupt is nonmaskable.
The ADSP-2181 masks all interrupts for one instruction cycle
following the execution of an instruction that modifies the
IMASK register. This does not affect serial port autobuffering
or DMA transfers.
The interrupt control register, ICNTL, controls interrupt nest-
ing and defines the
IRQ0, IRQ1 and IRQ2 external interrupts to
be either edge- or level-sensitive. The
IRQE pin is an external
edge-sensitive interrupt and can be forced and cleared. The
IRQL0 and IRQL1 pins are external level-sensitive interrupts.
The IFC register is a write-only register used to force and clear
interrupts.
On-chip stacks preserve the processor status and are automati-
cally maintained during interrupt handling. The stacks are twelve
levels deep to allow interrupt, loop and subroutine nesting.
The following instructions allow global enable or disable servic-
ing of the interrupts (including power down), regardless of the
state of IMASK. Disabling the interrupts does not affect serial
port autobuffering or DMA.
ENA INTS;
DIS INTS;
When the processor is reset, interrupt servicing is enabled.
LOW POWER OPERATION
The ADSP-2181 has three low power modes that significantly
reduce the power dissipation when the device operates under
standby conditions. These modes are:
Power-Down
Idle
Slow Idle
The CLKOUT pin may also be disabled to reduce external
power dissipation.
Power-Down
The ADSP-2181 processor has a low power feature that lets
the processor enter a very low power dormant state through
hardware or software control. Here is a brief list of power-
down features. For detailed information about the power-
down feature, refer to the ADSP-2100 Family User’s Manual,
Third Edition, “System Interface” chapter.
Quick recovery from power-down. The processor begins
executing instructions in as few as 100 CLKIN cycles.
Support for an externally generated TTL or CMOS
processor clock. The external clock can continue running
during power-down without affecting the lowest power
rating and 100 CLKIN cycle recovery.
Support for crystal operation includes disabling the oscil-
lator to save power (the processor automatically waits 4096
CLKIN cycles for the crystal oscillator to start and stabi-
lize), and letting the oscillator run to allow 100 CLKIN
cycle start up.
Power-down is initiated by either the power-down pin
(
PWD) or the software power-down force bit.
Interrupt support allows an unlimited number of instruc-
tions to be executed before optionally powering down.
The power-down interrupt also can be used as a non-
maskable, edge-sensitive interrupt.
Context clear/save control allows the processor to con-
tinue where it left off or start with a clean context when
leaving the power-down state.
The
RESET pin also can be used to terminate power-
down.
Power-down acknowledge pin indicates when the proces-
sor has entered power-down.
Idle
When the ADSP-2181 is in the Idle Mode, the processor
waits indefinitely in a low power state until an interrupt
occurs. When an unmasked interrupt occurs, it is serviced;
execution then continues with the instruction following the
IDLE instruction.
Slow Idle
The IDLE instruction is enhanced on the ADSP-2181 to let
the processor’s internal clock signal be slowed, further
reducing power consumption. The reduced clock fre-
quency, a programmable fraction of the normal clock rate,
is specified by a selectable divisor given in the IDLE in-
struction. The format of the instruction is
IDLE (n);
where n = 16, 32, 64 or 128. This instruction keeps the
processor fully functional, but operating at the slower clock
rate. While it is in this state, the processor’s other internal
clock signals, such as SCLK, CLKOUT and timer clock,
are reduced by the same ratio. The default form of the
instruction, when no clock divisor is given, is the standard
IDLE instruction.
相关PDF资料
PDF描述
GCM15DCTH-S288 CONN EDGECARD 30POS .156 EXTEND
ADP3339AKCZ-2.5-RL IC REG LDO 2.5V 1.5A SOT-223
ADSP-21369BSWZ-1A IC DSP 32BIT 266MHZ 208LQFP
V300A36E400B2 CONVERTER MOD DC/DC 36V 400W
KRM55WR71J226MH01K CAP CER 22UF 63V 20% X7R 2220
相关代理商/技术参数
参数描述
ADSP-2181BSTZ-133 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER
ADSP-2181BSZ-133 功能描述:IC DSP CONTROLLER 16BIT 128PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:ADSP-21xx 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2181BSZ-133 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER
ADSP-2181KS-115 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DSP W/LARGE RAM, 28.8MIPS C GRDE, PQFP - Bulk
ADSP2181KS133 制造商:AD 功能描述:New 制造商:Analog Devices 功能描述: