参数资料
型号: ADSP-BF524KBCZ-3C2
厂商: Analog Devices Inc
文件页数: 35/36页
文件大小: 0K
描述: IC DSP CTRLR 300MHZ 289CSPBGA
标准包装: 1
系列: Blackfin®
类型: 定点
接口: DMA,I²C,PPI,SPI,SPORT,UART,USB
时钟速率: 300MHz
非易失内存: ROM(32 kB)
芯片上RAM: 132kB
电压 - 输入/输出: 1.8V,2.5V,3.3V
电压 - 核心: 1.30V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 289-LFBGA,CSPBGA
供应商设备封装: 289-CSPBGA(12x12)
包装: 托盘
Rev. A
|
Page 8 of 36
|
March 2010
ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C
Recording Mode
The digital audio interface sends the ADC digital filter data to
the ADCDAT output pin for recording. The ADCDAT data
stream multiplexes the left- and right-channel audio data in the
time domain. The ADCLRC clock signal separates left- and
right-channel digital audio frames on the ADCDAT lines.
The CODEC_BCLK signal clocks the digital audio data within
the frames. The CODEC_BCLK signal is either an input or an
output depending on whether the codec is in master or slave
mode. During a recording operation, ADCDAT and ADCLRC
must be synchronous to the CODEC_BCLK signal to avoid data
corruption.
Playback Mode
The digital audio interface receives data on the DACDAT input
pin for playback. The digital audio data stream on the DACDAT
pin is time-domain-multiplexed left and right channel audio
data. The DACLRC clock signal separates left and right channel
digital audio frames on the DACDAT lines.
The CODEC_BCLK signal clocks the digital audio data within
the frames. The CODEC_BCLK signal is either an input or an
output depending on whether the codec is in master or slave
mode. During a playback operation, DACDAT and DACLRC
must be synchronous to the CODEC_BCLK signal to avoid data
corruption.
Digital Audio Data Sampling Rate
To accommodate a wide variety of commonly used DAC and
ADC sampling rates, the codec allows for two modes of opera-
tion, normal and USB, selected by the USB bit (Register R8,
Bit D0).
The sampling rate is generated as a fixed divider from the
CODEC_MCLK signal. Because all audio processing references
the CODEC_MCLK signal, corruption of this signal will corrupt
the quality of the audio at the codec output. The ADCLRC/
ADCDAT/CODEC_BCLK or DACLRC/DACDAT/
CODEC_BCLK signals must be synchronized with
CODEC_MCLK in the digital audio interface circuit.
CODEC_MCLK must be faster or equal to the CODEC_BCLK
frequency to guarantee that no data is lost during data synchro-
nization. The CODEC_BCLK frequency should be greater than
the sampling rate × word length × 2. Ensuring that the
CODEC_BCLK frequency is greater than this, guarantees that
all valid data bits are captured by the digital audio interface cir-
cuitry. For example, if a 32 kHz digital audio sampling rate with
a 32-bit word length is desired, CODEC_BCLK = 2.048 MHz.
相关PDF资料
PDF描述
HMC35DRTS-S93 CONN EDGECARD 70POS DIP .100 SLD
TAJC474K050RNJ CAP TANT 0.47UF 50V 10% 2312
HMC35DRES-S93 CONN EDGECARD 70POS .100 EYELET
TAJC227M006RNJ CAP TANT 220UF 6.3V 20% 2312
MAX6519UKP110+T IC TEMP SENSOR SW SOT23-5
相关代理商/技术参数
参数描述
ADSP-BF524KBCZ-4 功能描述:IC DSP CTRLR 400MHZ 289CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-BF524KBCZ-4AX 制造商:Analog Devices 功能描述:
ADSP-BF524KBCZ-4C2 功能描述:IC DSP CTRLR 400MHZ 289CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-BF525 制造商:Analog Devices 功能描述:
ADSP-BF525ABCZ-5 功能描述:数字信号处理器和控制器 - DSP, DSC ADSP-BF525 Processor 533Mhz Ethernet USB RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT