参数资料
型号: ADSP-BF532SBBCZ400
厂商: Analog Devices Inc
文件页数: 17/64页
文件大小: 0K
描述: IC DSP CTLR 16B 400MHZ 160CSPBGA
产品培训模块: Blackfin® Processor Core Architecture Overview
Blackfin® Device Drivers
Blackfin® Optimizations for Performance and Power Consumption
Blackfin® System Services
标准包装: 1
系列: Blackfin®
类型: 定点
接口: SPI,SSP,UART
时钟速率: 400MHz
非易失内存: ROM(1 kB)
芯片上RAM: 84kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 160-LFBGA,CSPBGA
供应商设备封装: 160-CSPBGA(12x12)
包装: 托盘
配用: ADZS-BF533-EZLITE-ND - KIT W/BOARD EVAL FOR ADSP-BF533
ADSP-BF531 / ADSP-BF532 / ADSP-BF533
PIN DESCRIPTIONS
The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors pin
definitions are listed in Table 9 .
All pins are three-stated during and immediately after reset,
except the memory interface, asynchronous memory control,
and synchronous memory control pins. These pins are all
driven high, with the exception of CLKOUT, which toggles at
the system clock rate. During hibernate, all outputs are three-
stated unless otherwise noted in Table 9 .
If BR is active (whether or not RESET is asserted), the memory
pins are also three-stated. All unused I/O pins have their input
buffers disabled with the exception of the pins that need pull-
ups or pull-downs as noted in the table.
In order to maintain maximum functionality and reduce pack-
age size and pin count, some pins have dual, multiplexed
functionality. In cases where pin functionality is reconfigurable,
the default state is shown in plain text, while alternate function-
ality is shown in italics.
Table 9. Pin Descriptions
Driver
Pin Name
Memory Interface
Type Function
Type 1
ADDR19–1
DATA15–0
ABE1–0/SDQM1–0
BR
BG
BGH
O
I/O
O
I
O
O
Address Bus for Async/Sync Access
Data Bus for Async/Sync Access
Byte Enables/Data Masks for Async/Sync Access
Bus Request (This pin should be pulled high if not used.)
Bus Grant
Bus Grant Hang
A
A
A
A
A
Asynchronous Memory Control
AMS3–0
ARDY
AOE
ARE
AWE
O
I
O
O
O
Bank Select (Require pull-ups if hibernate is used.)
Hardware Ready Control (This pin should be pulled high if not used.)
Output Enable
Read Enable
Write Enable
A
A
A
A
Synchronous Memory Control
SRAS
SCAS
SWE
SCKE
CLKOUT
SA10
SMS
O
O
O
O
O
O
O
Row Address Strobe
Column Address Strobe
Write Enable
Clock Enable (Requires pull-down if hibernate is used.)
Clock Output
A10 Pin
Bank Select
A
A
A
A
B
A
A
Timers
TMR0
TMR1/ PPI_FS1
TMR2/ PPI_FS2
I/O
I/O
I/O
Timer 0
Timer 1/ PPI Frame Sync1
Timer 2/ PPI Frame Sync2
C
C
C
PPI Port
PPI3–0
PPI_CLK/ TMRCLK
I/O
I
PPI3–0
PPI Clock/ External Timer Reference
C
Rev. I
|
Page 17 of 64 |
August 2013
相关PDF资料
PDF描述
TAJA225K010H CAP TANT 2.2UF 10V 10% 1206
GSM36DSAH CONN EDGECARD 72POS R/A .156 SLD
NTV0505MC CONV DC/DC 1W 5VIN 5VOUT DL 3KV
GMM36DSAH CONN EDGECARD 72POS R/A .156 SLD
M24308/2-13 CONN D-SUB RCPT HD 44P SER 90
相关代理商/技术参数
参数描述
ADSP-BF532SBBCZC11 制造商:Analog Devices 功能描述:
ADSP-BF532SBBCZENG 制造商:Analog Devices 功能描述:
ADSP-BF532SBBZ400 功能描述:IC DSP CTLR 16BIT 400MHZ 169-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-BF532SBST-300 制造商:Analog Devices 功能描述:
ADSPBF532SBST400 制造商:Analog Devices 功能描述: