参数资料
型号: ADSP-BF536BBCZ-3B
厂商: Analog Devices Inc
文件页数: 24/68页
文件大小: 0K
描述: IC DSP CTLR 16BIT 208CSPBGA
产品培训模块: Blackfin® Processor Core Architecture Overview
Blackfin® Device Drivers
Blackfin® Optimizations for Performance and Power Consumption
Blackfin® System Services
标准包装: 1
系列: Blackfin®
类型: 定点
接口: CAN,SPI,SSP,TWI,UART
时钟速率: 300MHz
非易失内存: 外部
芯片上RAM: 100kB
电压 - 输入/输出: 2.50V,3.30V
电压 - 核心: 1.20V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 208-LFBGA,CSPBGA
供应商设备封装: 208-CSPBGA
包装: 托盘
Rev. J
|
Page 30 of 68
|
February 2014
TIMING SPECIFICATIONS
Component specifications are subject to change
without notice.
Clock and Reset Timing
Table 22. Clock Input and Reset Timing
Parameter
Min
Max
Unit
Timing Requirements
tCKIN
CLKIN Period1, 2, 3, 4
1 Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed fVCO, fCCLK, and fSCLK settings discussed in Table 10 through Table 14. Since
by default the PLL is multiplying the CLKIN frequency by 10 MHz, 300 MHz, and 400 MHz speed grade parts can not use the full CLKIN period range.
2 Applies to PLL bypass mode and PLL non bypass mode.
3 CLKIN frequency must not change on the fly.
4 If the DF bit in the PLL_CTL register is set, then the maximum t
CKIN period is 50 ns.
20.0
100.0
ns
tCKINL
CLKIN Low Pulse
8.0
ns
tCKINH
CLKIN High Pulse
8.0
ns
tBUFDLAY
CLKIN to CLKBUF Delay
10
ns
tWRST
RESET Asserted Pulse Width Low
11 × tCKIN
ns
tNOBOOT
RESET Deassertion to First External Access Delay5
5 Applies when processor is configured in No Boot Mode (BMODE2-0 = b#000).
3 × tCKIN
5 × tCKIN
ns
Figure 9. Clock and Reset Timing
Table 23. Power-Up Reset Timing
Parameter
Min
Max
Unit
Timing Requirements
tRST_IN_PWR
RESET Deasserted After the VDDINT, VDDEXT, VDDRTC, and CLKIN Pins Are Stable and
Within Specification
3500 × tCKIN
ns
In Figure 10, VDD_SUPPLIES is VDDINT, VDDEXT, VDDRTC
Figure 10. Power-Up Reset Timing
CLKIN
tWRST
tCKIN
tCKINL
tCKINH
tBUFDLAY
RESET
CLKBUF
RESET
tRST_IN_PWR
CLKIN
V
DD_SUPPLIES
相关PDF资料
PDF描述
XCR3064XL-7CP56C IC ISP CPLD 64 MCELL 3.3V 56-CSP
RMM40DTKT-S288 CONN EDGECARD 80POS .156 EXTEND
ADSP-BF512BBCZ-4 IC DSP 16/32B 400MHZ 168CSPBGA
XC95144XL-10CSG144I IC CPLD 144MCELL 10NS 144-CSBGA
TAP106K035SRS CAP TANT 10UF 35V 10% RADIAL
相关代理商/技术参数
参数描述
ADSP-BF536BBCZ3BRL 功能描述:IC DSP CTLR 16BIT 208BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-BF536BBCZ-4A 功能描述:IC DSP CTLR 16BIT 182CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF536BBCZ-4B 功能描述:IC DSP CTLR 16BIT 208CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF536BBCZ4BRL 功能描述:IC DSP CTLR 16BIT 208CSBGA 制造商:analog devices inc. 系列:Blackfin? 包装:带卷(TR) 零件状态:有效 类型:定点 接口:CAN,SPI,SSP,TWI,UART 时钟速率:400MHz 非易失性存储器:外部 片载 RAM:100kB 电压 - I/O:2.50V,3.30V 电压 - 内核:1.20V 工作温度:-40°C ~ 85°C(TA) 安装类型:表面贴装 封装/外壳:208-FBGA,CSPBGA 供应商器件封装:208-CSPBGA(17x17) 标准包装:1,000
ADSP-BF536SBBC2Z300 制造商:Analog Devices 功能描述: