参数资料
型号: ADSP21262SKBCZ200R
厂商: Analog Devices Inc
文件页数: 23/60页
文件大小: 0K
描述: IC DSP CTLR 32BIT 136CSPBGA
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 定点/浮点
接口: DAI,SPI
时钟速率: 200MHz
非易失内存: ROM(512 kB)
芯片上RAM: 256kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 136-LFBGA,CSPBGA
供应商设备封装: 136-CSPBGA(12x12)
包装: 标准包装
其它名称: ADSP21262SKBCZ200RDKR
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Precision Clock Generator (Direct Pin Routing)
This timing is only valid when the SRU is configured such that
the precision clock generator (PCG) takes its inputs directly
from the DAI pins (via pin buffers) and sends its outputs
inputs and outputs are not directly routed to/from DAI pins (via
pin buffers) there is no timing data available. All timing param-
eters and switching characteristics apply to external DAI pins
(DAI_P01 through DAI_P20).
directly to the DAI pins. For the other cases, where the PCG’s
Table 18. Precision Clock Generator (Direct Pin Routing)
K and B Grade Y Grade
Parameter                             Min                     Max                    Max                   Unit
Timing Requirement s
t PCGIP
Input Clock Period t PCLK × 4
ns
t STRIG
PCG Trigger Setup Before Falling
4.5
ns
Edge of PCG Input Clock
t HTRIG
PCG Trigger Hold After Falling
3
ns
Edge of PCG Input Clock
Switching Characteristics
t DPCGIO
PCG Output Clock and Frame Sync
Active Edge Delay After PCG Input 2.5 10 10 ns
Clock
t DTRIGCLK PCG Output Clock Delay After PCG 2.5 + (2.5 × t PCGIP ) 10 + (2.5 × t PCGIP ) 12 + (2.5 × t PCGIP ) ns
Trigger
t DTRIGFS
PCG Frame Sync Delay After PCG
Trigger
2.5 + ((2.5 + D – PH) × t PCGIP ) 10 + ((2.5 + D – PH) × t PCGIP ) 12 + ((2.5 + D – PH) × t PCGIP ) ns
t PCGOP 1
Output Clock Period 2 × t PCGIP – 1 ns
D = FSxDIV, PH = FSxPHASE. For more information, refer to the ADSP-2136x SHARC Processor Hardware Reference , “Precision Clock Gener-
ators” chapter.
1
In normal mode, t PCGOP (min) = 2 × t PCGIP .
t STRIG
t HTRIG
DAI_Pn
PCG_TRIGx_I
t PCGIP
DAI_Pm
PCG_EXTx_I
(CLKIN)
t DPCGIO
DAI_Py
PCG_CLKx_O
t DTRIGCLK
t DPCGIO
t PCGOP
DAI_Pz
PCG_FSx_O
t DTRIGFS
Figure 15. Precision Clock Generator (Direct Pin Routing)
Rev. J |
Page 23 of 60 |
July 2013
相关PDF资料
PDF描述
MAX6505UTP080+T IC TEMP SWITCH DL TRIP SOT23-6
RW2-2405D/H3/B CONV DC/DC 2W 18-36VIN +/-05VOUT
F910J337KNC CAP TANT 330UF 6.3V 10% 2917
TAP106J035SCS CAP TANT 10UF 35V 5% RADIAL
VI-B5H-EU-B1 CONVERTER MOD DC/DC 52V 200W
相关代理商/技术参数
参数描述
ADSP-21262SKSTZ200 功能描述:IC DSP CONTROLLER 32BIT 144-LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21262SKSTZ200 制造商:Analog Devices 功能描述:IC 32-BIT DSP
ADSP-21266 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Embedded Processor
ADSP-21266_07 制造商:AD 制造商全称:Analog Devices 功能描述:Embedded Processor
ADSP-21266KSTZ-1C 制造商:Analog Devices 功能描述:- Trays