- 您现在的位置：买卖IC网 > PDF目录11722 > ADUC7039BCP6Z (Analog Devices Inc)IC MCU ARM7 BATT SENSER 32LFCSP PDF资料下载
参数资料
| 型号： | ADUC7039BCP6Z |
| 厂商： | Analog Devices Inc |
| 文件页数： | 59/92页 |
| 文件大小： | 0K |
| 描述： | IC MCU ARM7 BATT SENSER 32LFCSP |
| 标准包装： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心处理器： | ARM7 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 20.48MHz |
| 连通性： | LIN，SPI |
| 外围设备： | POR，温度传感器，WDT |
| 输入/输出数： | 6 |
| 程序存储器容量： | 64KB（32K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 32 |
| 电压 - 电源 (Vcc/Vdd)： | 3.5 V ~ 18 V |
| 数据转换器： | A/D 2x16b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 115°C |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页当前第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
ADuC7039
Data Sheet
Rev. D | Page 62 of 92
Figure 24. Synchronizer for Signals Crossing Clock Domains
As can be seen from Figure 23, the MMR logic and core timer
logic reside in separate and asynchronous clock domains. Any
data coming from the MMR core-clock domain and being
passed to the internal timer domain must be synchronized to
the internal timer clock domain to ensure it is latched correctly
into the core timer clock domain. This is achieved by using two
flip-flops as shown in Figure 24 to not only synchronize but also
to double buffer the data and thereby ensuring data integrity in
the timer clock domain.
As a result of the synchronization block, while timer control
data is latched almost immediately (with the fast, core clock) in
the MMR clock domain, this data in turn will not reach the core
timer logic for at least two periods of the selected internal timer
domain clock.
PROGRAMMING THE TIMERS
Understanding the synchronization across timer domains also
requires the user code to carefully program the timers when
stopping or starting them. The recommended code controls the
timer block when stopping and starting the timers and when
using different clock domains. This can be in particular very
critical if timers are enabled to generate a IRQ or FIQ exception,
An example, using Timer1 follows.
Halting Timer1
When halting Timer1, it is recommended that IRQEN bit for
Timer1 be masked (using IRQCLR). This prevents unwanted
IRQs from generating an interrupt in the MCU before the T1CON
control bits have been latched in the Timer1 internal logic.
IRQCLR = WAKEUP_TIMER_BIT;
// Masking interrupts
T1CON = 0x00;
// halting the timer,
Starting Timer1
When starting Timer1, it is recommended to first load Timer1
with the required TxLD value. Next, start the timer by setting
the T1CON bits as required. This enables the timer but only
once the T1CON bits have been latched internally in the
Timer1 clock domain. Therefore, it is advised that a delay of
more than three clock periods (that is, 100 μs for a 32 kHz timer
clock source) is inserted to allow both the T1LD value and the
T1CON value to be latched through the synchronization logic
and reach the Timer1 domain. After the delay, it is recom-
mended that any (inadvertent) Timer1 interrupts are now
cleared using T1CLRI = 0x00. Finally, the Timer1 system
interrupt can be unmasked by setting the appropriate bit in
the IRQEN MMR. An example of this code follows.
Sequence Example
It is assumed Timer1 is halted as previously described.
T1LD = 0x1;
// Reload timer
T1CON = 0x001F;
// Enable timer, Low power oscillator, 32768 prescaler, periodic
Delay(100us);
// Include delay to ensure T1CON bits take effect
T1CLRI = 0 ;
//* Clear Timer IRQ
IRQEN = WAKEUP_TIMER_BIT;
// Unmask Timer1
TIMER 2 LOW POWER
CLOCK DOMAIN
SYNCHRONIZED SIGNAL
UNSYNCHRONIZED
SIGNAL
CORE CLOCK (FCORE) DOMAIN
SYNCHRONIZER FLIP-FLOPS
TARGET CLOCK
08
46
3-
0
34
相关PDF资料 |
PDF描述 |
|---|---|
| ADUC7022BCPZ32 | IC MCU FLSH 32K ANLG I/O 40LFCSP |
| VE-BTJ-IX-F1 | CONVERTER MOD DC/DC 36V 75W |
| ADUC7023BCPZ62I | IC MCU 12BIT 62KB FLASH 32LFCSP |
| D38999/26MB98HN | CONN PLUG 6POS STRAIGHT W/PINS |
| VE-B7L-IW-F1 | CONVERTER MOD DC/DC 28V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC7039BCP6Z-RL | 功能描述:IC MCU ARM7 BATT SENSER 32LFCSP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
| ADUC7039WBCPZ | 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Trays 制造商:Analog Devices 功能描述:IC MCU ARM7 64KB FLASH 32LFCSP 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C. |
| ADUC7039WBCPZ-RL | 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC MCU ARM7 64KB FLASH 32LFCSP 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C. |
| ADUC7060 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, Precision Analog Microcontroller, Dual Sigma-Delta ADCs, Flash/EE, ARM7TDMI |
| ADUC7060BCPZ32 | 功能描述:IC MCU 24BIT 32KB FLASH 48LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 产品培训模块:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 标准包装:90 系列:AVR® XMEGA 核心处理器:AVR 芯体尺寸:8/16-位 速度:32MHz 连通性:I²C，IrDA，SPI，UART/USART 外围设备:欠压检测/复位，DMA，POR，PWM，WDT 输入/输出数:50 程序存储器容量:192KB（96K x 16） 程序存储器类型:闪存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 电压 - 电源 (Vcc/Vdd):1.6 V ~ 3.6 V 数据转换器:A/D 16x12b; D/A 2x12b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:64-TQFP 包装:托盘 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM |
发布紧急采购，3分钟左右您将得到回复。