- 您现在的位置：买卖IC网 > PDF目录10950 > ADV202BBCZ-150 (Analog Devices Inc)IC VIDEO CODEC JPEG2000 144CSBGA PDF资料下载
参数资料
| 型号： | ADV202BBCZ-150 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/40页 |
| 文件大小： | 0K |
| 描述： | IC VIDEO CODEC JPEG2000 144CSBGA |
| 标准包装： | 1 |
| 类型： | JPEG2000 视频编解码器 |
| 分辨率（位）： | 16 b |
| 三角积分调变： | 无 |
| 电压 - 电源，模拟： | 1.5V，3.3V |
| 电压 - 电源，数字： | 1.5V，3.3V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-BGA，CSPBGA |
| 供应商设备封装： | 144-CSPBGA（13x13） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Data Sheet
ADV202
Rev. D | Page 23 of 40
PIN FUNCTION DESCRIPTIONS
Table 17.
Mnemonic
Pins
Used
121-Lead Package
144-Lead Package
I/O
Description
MCLK
1
L9
L12
I
System Input Clock. For details, see the PLL section.
Maximum input frequency on MCLK is 74.25 MHz.
RESET
1
L7
L11
I
Reset. Causes the ADV202 to immediately reset. CS, RD,
WE, DACK0, DACK1, DREQ0, and DREQ1 must be held
high when a RESET is applied.
HDATA[15:0]
16
D4 to D1, C5 to C3,
B5, B4, C2, B3 to B1,
A2, A6 to A5
F4, E1 to E3, D1 to D3,
C1 to C3, B1 to B3, A2,
A3, A4
I/O
Host Data Bus. With HDATA[23:16], [27:24], [31:28], these
pins make up the 32-bit wide host data bus.
The async host interface is interfaced together with
ADDR[3:0], CS, WE, RD, and ACK. Unused HDATA pins
should be pulled down via a 10 k resistor.
ADDR[3:0]
4
H11, K8, H10, J9
J12, J11, J10, H12
I
Address Bus for the Host Interface.
CS
1
J8
H11
I
Chip Select. This signal is used to qualify addressed read
and write access to the ADV202 using the host interface.
WE
1
J7
H10
I
Write Enable Used with the Host Interface.
RDFB
Read Enable When Fly-By DMA Is Enabled.
Note: Simultaneous assertion of WE and DACK low activates
the HDATA bus, even if the DMA channels are disabled.
RD
1
H9
G12
I
Read Enable. Used with the host interface.
WEFB
Write Enable When Fly-By DMA Is Enabled.
Note: Simultaneous assertion of RD and DACK low activates
the HDATA bus, even if the DMA channels are disabled.
ACK
1
H8
G11
O
Acknowledge. Used for direct register accesses. This signal
indicates that the last register access was successful.
Note: Due to synchronization issues, control and status
register accesses can incur an additional delay, so the host
software should wait for acknowledgment from the ADV202.
Accesses to the FIFOs (external DMA modes), on the other
hand, are guaranteed to occur immediately, if space is
available, and should not wait for ACK, if the timing
constraints are observed. If ACK is shared with more than
one device, ACK should be connected to a pull-up resistor
(10 k) and the PLL_HI register, Bit 4, must be set to 1.
IRQ
1
G10
O
Interrupt. This pin indicates that the ADV202 requires the
attention of the host processor. This pin can be
programmed to indicate the status of the internal
interrupt conditions within the ADV202. The interrupt
sources are enabled via bits in Register EIRQIE.
DREQ0
1
F8
F12
O
Data Request for External DMA Interface. Indicates that
the ADV202 is ready to send/receive data to/from the FIFO
assigned to DMA Channel 0.
FSRQ0
O
Used in DCS-DMA Mode. Service request from the FIFO
assigned to Channel 0 (asynchronous mode).
VALID
O
Valid Indication for JDATA Input/Output Stream. Polarity
of this pin is programmable in the EDMOD0 register.
VALID is always an output.
CFG[1]
I
Boot Mode Configuration. This pin is read on reset to
determine the boot configuration of the on-board
processor. The pin should be tied to IOVDD or DGND
through a 10 k resistor.
DACK0
1
F9
F11
I
Data Acknowledge for External DMA Interface. Signal
from the host CPU, which indicates that the data transfer
request (DREQ0) has been acknowledged and data
transfer can proceed. This pin must be held high at all
times if the DMA interface is not used, even if the DMA
channels are disabled.
相关PDF资料 |
PDF描述 |
|---|---|
| JBXFD0G02MCSDSR | CONN PLUG 2POS STR CABLE CRIMP |
| MC9S12XDT256VAG | IC MCU 256K FLASH 144-LQFP |
| JBXFD0G02MCSDSMR | CONN PLUG 2POS STRAIGHT CRIMP |
| AD1939WBSTZ | AUDIO CODEC W/ON CHIP 4ADC 8DAC |
| MCF5253VM140J | IC MCU 2.1MIPS 140MHZ 225MAPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV202BBCZ-157 | 制造商:Analog Devices 功能描述: |
| ADV202BBCZRL-115 | 功能描述:IC CODEC VIDEO 115MHZ 121CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| ADV202BBCZRL-150 | 功能描述:IC CODEC VIDEO 150MHZ 144CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| ADV202BCZ-150 | 制造商:Analog Devices 功能描述:JPEG 2000 CODEC CONVERTER, LEAD FREE - Trays |
| ADV202-HD-EB | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。