- 您现在的位置：买卖IC网 > PDF目录10937 > ADV202BBCZRL-115 (Analog Devices Inc)IC CODEC VIDEO 115MHZ 121CSPBGA PDF资料下载
参数资料
| 型号： | ADV202BBCZRL-115 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/40页 |
| 文件大小： | 0K |
| 描述： | IC CODEC VIDEO 115MHZ 121CSPBGA |
| 标准包装： | 1,500 |
| 类型： | JPEG2000 视频编解码器 |
| 分辨率（位）： | 16 b |
| 三角积分调变： | 无 |
| 电压 - 电源，模拟： | 1.5V，3.3V |
| 电压 - 电源，数字： | 1.5V，3.3V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 121-BGA，CSPBGA |
| 供应商设备封装： | 121-CSPBGA（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
ADV202
Data Sheet
Rev. D | Page 24 of 40
Mnemonic
Pins
Used
121-Lead Package
144-Lead Package
I/O
Description
HOLD
I
External Hold Indication for JDATA Input/Output Stream.
Polarity is programmable in the EDMOD0 register. This pin
is always an input.
FCS0
I
Used in DCS-DMA Mode. Chip select for the FIFO assigned
to Channel 0 (asynchronous mode).
DREQ1
1
F10
O
Data Request for External DMA Interface. Indicates that
the ADV202 is ready to send/receive data to/from the FIFO
assigned to DMA Channel 1.
FSRQ1
O
Used in DCS-DMA Mode. Service request from the FIFO
assigned to Channel 1 (asynchronous mode).
CFG[2]
I
Boot Mode Configuration. This pin is read on reset to
determine the boot configuration of the on-board
processor. The pin should be tied to IOVDD or DGND
through a 10 k resistor.
DACK1
1
G9
F9
I
Data Acknowledge for External DMA Interface. Signal
from the host CPU, which indicates that the data transfer
request (DREQ1) has been acknowledged and data
transfer can proceed. This pin must be held high at all
times unless a DMA or JDATA access is occurring. This pin
must be held high at all times if the DMA interface is not
used, even if the DMA channels are disabled.
FCS1
I
Used in DCS-DMA Mode. Chip select for the FIFO assigned
to Channel 1 (asynchronous mode).
HDATA[31:28]
4
J2 to J4, H1
K3, J1 to J3
I/O
Host Expansion Bus.
JDATA[7:4]
I/O
JDATA Bus (JDATA Mode).
HDATA[27:24]
4
H2 to H4, G4
J4, H1 to H3
I/O
Host Expansion Bus.
JDATA[3:0]
I/O
JDATA Bus (JDATA Mode).
HDATA[23:16]
8
G3, G2, F4, F3, F2 E2,
E3, E4
H4, G1 to G4, F1 to F3
I/O
Host Expansion Bus.
SCOMM[7]
8
L2
M2
I/O
When not used, this pin should be tied low via a 10 k
resistor.
SCOMM[6]
L3
M3
I/O
When not used, this pin should be tied low via a 10 k
resistor.
SCOMM[5]
L4
M4
I/O
This pin must be used in multiple chip mode to align the
outputs of two or more ADV202s. For details, see the
Applications section and AN-796 ADV202 Multichip
Application application note. When not used, this pin
should be tied low via a 10 k resistor.
SCOMM[4]
K1
L1
O
LCODE Output in Encode Mode. When LCODE is enabled,
the output on this pin indicates on a high transition that
the last data-word for a field has been read from the FIFO.
For an 8-bit interface, such as JDATA, LCODE is asserted for
four consecutive bytes and is enabled by default.
SCOMM[3]
K2
L2
O
This pin should be tied low via a 10 k resistor.
SCOMM[2]
L5
L3
O
This pin should be tied low via a 10 k resistor.
SCOMM[1]
K4
K1
I
This pin should be tied low via a 10 k resistor.
SCOMM[0]
K3
K2
O
This pin should be tied low via a 10 k resistor.
VCLK
1
E9
E12
I
Video Data Clock. Must be supplied if video data is
input/output on the VDATA bus.
VDATA[11:0]
12
D11, D10, C7, C9,
C10, B7, B8, B9, B11,
B10, A7, A10
D10 to D12,
C10 to C12,
B10 to B12, A9 to A11
I/O
Video Data. Unused pins should be pulled down via a
10 k resistor.
VSYNC
1
D8
E10
I/O
Vertical Sync for Video Mode.
VFRM
Raw Pixel Mode Framing Signal. Indicates first sample of a
tile when asserted high.
HSYNC
1
D9
E11
I/O
Horizontal Sync for Video Mode.
VRDY
O
Raw Pixel Mode Ready Signal.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JNH-IX-S | CONVERTER MOD DC/DC 52V 75W |
| VI-JN4-IX-S | CONVERTER MOD DC/DC 48V 75W |
| AD1928YSTZ-RL | IC CODEC 2ADC 8DAC W/PLL 48LQFP |
| VI-JN2-IX-S | CONVERTER MOD DC/DC 15V 75W |
| VI-JN1-IX-S | CONVERTER MOD DC/DC 12V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV202BBCZRL-150 | 功能描述:IC CODEC VIDEO 150MHZ 144CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| ADV202BCZ-150 | 制造商:Analog Devices 功能描述:JPEG 2000 CODEC CONVERTER, LEAD FREE - Trays |
| ADV202-HD-EB | 制造商:Analog Devices 功能描述: |
| ADV202-SD-EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR ADV202 |
| ADV202XBBCZ-150 | 制造商:Analog Devices 功能描述:JPEG 2000 CODEC CONVERTER - Trays |
发布紧急采购，3分钟左右您将得到回复。