参数资料
型号: AGLE600V5-FGG484C
元件分类: FPGA
英文描述: FPGA, 13824 CLBS, 600000 GATES, PBGA484
封装: 23 X 23 MM, 2.23 MM HEIGHT, 1 MM PITCH, ROHS COMPLIANT, FBGA-484
文件页数: 10/156页
文件大小: 5023K
代理商: AGLE600V5-FGG484C
IGLOOe DC and Switching Characteristics
Ad vance v0.3
2-93
Table 2-136 IGLOOe CCC/PLL Specification
For IGLOOe V2 Devices, 1.2 V DC Core Supply Voltage
Parameter
Min.
Typ.
Max.
Units
Clock Conditioning Circuitry Input Frequency fIN_CCC
1.5
160
MHz
Clock Conditioning Circuitry Output Frequency fOUT_CCC
0.75
160
MHz
Serial Clock (SCLK) for Dynamic PLL4
60
ps
Delay Increments in Programmable Delay Blocks1, 2
580
ps
Number of Programmable Values in Each Programmable Delay
Block
32
Input Cycle-to-Cycle Jitter (peak magnitude)
0.25
ns
CCC Output Peak-to-Peak Period Jitter FCCC_OUT
Max Peak-to-Peak Period Jitter
1 Global
Network
Used
External
FB Used
3 Global
Networks
Used
0.75 MHz to 24 MHz
0.50%
0.75%
0.70%
24 MHz to 100 MHz
1.00%
1.50%
1.20%
100 MHz to 160 MHz
2.50%
3.75%
2.75%
Acquisition Time
LockControl = 0
300
s
LockControl = 1
6.0
ms
Tracking Jitter
LockControl = 0
4
ns
LockControl = 1
3
ns
Output Duty Cycle
48.5
51.5
%
Delay Range in Block: Programmable Delay 1 1, 2
2.3
20.86
ns
Delay Range in Block: Programmable Delay 2 1, 2
0.025
20.86
ns
Delay Range in Block: Fixed Delay 1, 2
5.7
ns
Notes:
1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 and Table 2-7 on page 2-6
for deratings.
2. TJ = 25°C, VCC = 1.5 V
3. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to PLL input
clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by period
jitter parameter.
Note: Peak-to-peak jitter measurements are defined by Tpeak-to-peak = Tperiod_max – Tperiod_min.
Figure 2-40 Peak-to-Peak Jitter Definition
Tperiod_max
Tperiod_min
Output Signal
相关PDF资料
PDF描述
ACBQ20TTEB270K/390M RC NETWORK, BUSSED, 1W, 27ohm, 20V, 0.000039uF, SURFACE MOUNT, 20
ACBQ20TTEB270K/401M RC NETWORK, BUSSED, 1W, 27ohm, 20V, 0.0004uF, SURFACE MOUNT, 20
ACBQ20TTEB270K/430M RC NETWORK, BUSSED, 1W, 27ohm, 20V, 0.000043uF, SURFACE MOUNT, 20
ACBQ20TTEB270K/470M RC NETWORK, BUSSED, 1W, 27ohm, 20V, 0.000047uF, SURFACE MOUNT, 20
ACBQ20TTEB270K/510M RC NETWORK, BUSSED, 1W, 27ohm, 20V, 0.000051uF, SURFACE MOUNT, 20
相关代理商/技术参数
参数描述
AGLE600V5-FGG484I 功能描述:IC FPGA 1KB FLASH 600K 484-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOOe 产品培训模块:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色产品:Cyclone? IV FPGAs 标准包装:60 系列:CYCLONE® IV GX LAB/CLB数:9360 逻辑元件/单元数:149760 RAM 位总计:6635520 输入/输出数:270 门数:- 电源电压:1.16 V ~ 1.24 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:484-BGA 供应商设备封装:484-FBGA(23x23)
AGLE600V5-FGG896 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V5-FGG896ES 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V5-FGG896I 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V5-FGG896PP 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology