参数资料
型号: AGLP125V2CSG289I
元件分类: FPGA
英文描述: FPGA, 3120 CLBS, 125000 GATES, PBGA289
封装: 14 X 14 MM, 1.2 MM HEIGHT, 0.8 MM PITCH, ROHS COMPLIANT, CSP-289
文件页数: 47/128页
文件大小: 4383K
代理商: AGLP125V2CSG289I
IGLOO PLUS Low Power Flash FPGAs
Re vi s i on 11
2 - 11
Table 2-16 Different Components Contributing to the Static Power Consumption in IGLOO PLUS Devices
For IGLOO PLUS V2 or V5 Devices, 1.5 V Core Supply Voltage
Parameter
Definition
Device-Specific Static Power (mW)
AGLP125
AGLP060
AGLP030
PDC1
Array static power in Active mode
PDC2
Array static power in Static (Idle) mode
PDC3
Array static power in Flash*Freeze mode
PDC4
Static PLL contribution
1.841
PDC5
Bank quiescent power (VCCI-dependent)
Notes:
1. This is the minimum contribution of the PLL when operating at lowest frequency.
2. For a different output load, drive strength, or slew rate, Actel recommends using the Actel power spreadsheet calculator
or the SmartPower tool in Actel Libero Integrated Design Environment (IDE) software.
Table 2-17 Different Components Contributing to Dynamic Power Consumption in IGLOO PLUS Devices
For IGLOO PLUS V2 Devices, 1.2 V Core Supply Voltage
Parameter
Definition
Device-Specific Dynamic Power
(W/MHz)
AGLP125
AGLP060 AGLP030
PAC1
Clock contribution of a Global Rib
7.07
5.96
PAC2
Clock contribution of a Global Spine
0.52
0.26
PAC3
Clock contribution of a VersaTile row
0.52
PAC4
Clock contribution of a VersaTile used as a sequential module
0.07
PAC5
First contribution of a VersaTile used as a sequential module
0.045
PAC6
Second contribution of a VersaTile used as a sequential module
0.186
PAC7
Contribution of a VersaTile used as a combinatorial module
0.11
PAC8
Average contribution of a routing net
0.45
PAC9
Contribution of an I/O input pin (standard-dependent)
PAC10
Contribution of an I/O output pin (standard-dependent)
PAC11
Average contribution of a RAM block during a read operation
25.00
PAC12
Average contribution of a RAM block during a write operation
30.00
PAC13
Dynamic contribution for PLL
2.10
相关PDF资料
PDF描述
AGLP125V2CSG289 FPGA, 3120 CLBS, 125000 GATES, PBGA289
AGLP125V5-CS281I FPGA, 3120 CLBS, 125000 GATES, PBGA281
AGLP125V5-CS281 FPGA, 3120 CLBS, 125000 GATES, PBGA281
AGLP125V5-CS289I FPGA, 3120 CLBS, 125000 GATES, PBGA289
AGLP125V5-CS289 FPGA, 3120 CLBS, 125000 GATES, PBGA289
相关代理商/技术参数
参数描述
AGLP125-V2CSG289I 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP125V2-CSG289I 功能描述:IC FPGA IGLOO PLUS 125K 289-CSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOO PLUS 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA(17x17)
AGLP125-V2CSG289PP 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP125-V2FCS289 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP125-V2FCS289ES 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology