- 您现在的位置：买卖IC网 > PDF目录223348 > Am29LV641DH90RZE (Advanced Micro Devices, Inc.) 8 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor PDF资料下载
参数资料
| 型号： | Am29LV641DH90RZE |
| 厂商： | Advanced Micro Devices, Inc. |
| 英文描述： | 8 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| 中文描述： | 64兆位（4个M x 16位），3.0伏的CMOS只均匀部门闪光控制记忆与VersatileI |
| 文件页数： | 20/57页 |
| 文件大小： | 1467K |
| 代理商： | AM29LV641DH90RZE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
26
Am29LV640D/Am29LV641D
September 20, 2002
hardware reset immediately terminates the program
operation. The program command sequence should
be reinitiated once the device has returned to the read
mode, to ensure data integrity.
Programming is allowed in any sequence and across
sector boundaries. A bit cannot be programmed
from “0” back to a “1.” Attempting to do so may
cause the device to set DQ5 = 1, or cause the DQ7
and DQ6 status bits to indicate the operation was suc-
cessful. However, a succeeding read will show that the
data is still “0.” Only erase operations can convert a
“0” to a “1.”
Unlock Bypass Command Sequence
The unlock bypass feature allows the system to pro-
gram words to the device faster than using the stan-
d ard program comman d sequen ce . The u nlock
bypass command sequence is initiated by first writing
two unlock cycles. This is followed by a third write
cycle containing the unlock bypass command, 20h.
The device then enters the unlock bypass mode. A
two-cycle unlock bypass program command sequence
is all that is required to program in this mode. The first
cycle in this sequence contains the unlock bypass pro-
gram command, A0h; the second cycle contains the
program address and data. Additional data is pro-
grammed in the same manner. This mode dispenses
with the initial two unlock cycles required in the stan-
dard program command sequence, resulting in faster
total programming time. Table 10 shows the require-
ments for the command sequence.
During the unlock bypass mode, only the Unlock By-
pass Program and Unlock Bypass Reset commands
are valid. To exit the unlock bypass mode, the system
must issue the two-cycle unlock bypass reset com-
mand sequence. The first cycle must contain the data
90h. The second cycle must contain the data 00h. The
device then returns to the read mode.
The device offers accelerated program operations
through the ACC pin. When the system asserts V
HH on
the ACC pin, the device automatically enters the Un-
lock Bypass mode. The system may then write the
two-cycle Unlock Bypass program command se-
quence. The device uses the higher voltage on the
ACC pin to accelerate the operation. Note that the
ACC pin must not be at V
HH for operations other than
accelerated programming, or device damage may re-
sult.
Figure 3 illustrates the algorithm for the program oper-
ation. Refer to the Erase and Program Operations
table in the AC Characteristics section for parameters,
and Figure 15 for timing diagrams.
Figure 3.
Program Operation
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase
command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional
unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase
algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algo-
rithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical
erase. The system is not required to provide any con-
trols or timings during these operations. Table 10
shows the address and data requirements for the chip
erase command sequence.
START
Write Program
Command Sequence
Data Poll
from System
Verify Data?
No
Yes
Last Address?
No
Yes
Programming
Completed
Increment Address
Embedded
Program
algorithm
in progress
Note: See Table 10 for program command sequence.
相关PDF资料 |
PDF描述 |
|---|---|
| Am29LV641DL90RZE | 8 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| AM3505AZERA | MICROPROCESSOR, PBGA484 |
| AM3505AZER | MICROPROCESSOR, PBGA484 |
| AM41PDS3224DT11IT | SPECIALTY MEMORY CIRCUIT, PBGA73 |
| AM42-0040 | 5900 MHz - 6400 MHz RF/MICROWAVE NARROW BAND MEDIUM POWER AMPLIFIER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AM29LV641DL120RFI | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV641DL-90REF | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV641ML112REI | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV641ML120REI | 制造商:Spansion 功能描述:Flash Mem Parallel 3.3V 64M-Bit 4M x 16 120ns 48-Pin TSOP |
| AM29LV800B-120DGC1 | 制造商:Spansion 功能描述:3V 8M FLASH KNOWN GOOD DIE W/BOTTOM BOOT (COMMERCIAL TEMP) - Gel-pak, waffle pack, wafer, diced wafer on film |
发布紧急采购，3分钟左右您将得到回复。