参数资料
型号: Am29LV641DH90RZE
厂商: Advanced Micro Devices, Inc.
英文描述: 8 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor
中文描述: 64兆位(4个M x 16位),3.0伏的CMOS只均匀部门闪光控制记忆与VersatileI
文件页数: 4/57页
文件大小: 1467K
代理商: AM29LV641DH90RZE
September 20, 2002
Am29LV640D/Am29LV641D
11
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is a latch used to store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1.
Device Bus Operations
Legend: L = Logic Low = V
IL, H = Logic High = VIH, VID = 8.5–12.5 V, VHH = 11.5–12.5 V, X = Don’t Care, SA = Sector Address,
A
IN = Address In, DIN = Data In, DOUT = Data Out
Notes:
1. Addresses are A21:A0. Sector addresses are A21:A15.
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the “Sector Group
3. If WP# = V
IL, the first or last sector remains protected. If WP# = VIH, the first or last sector will be protected or unprotected as
determined by the method described in “Sector Group Protection and Unprotection”. All sectors are unprotected when shipped
from the factory (The SecSi Sector may be factory protected depending on version ordered.)
4. D
IN or DOUT as required by command sequence, data polling, or sector protect algorithm (see Figure 2).
VersatileIO
(V
IO) Control
The VersatileIO (V
IO) control allows the host system
to set the voltage levels that the device generates and
tolerates on CE# and DQ I/Os to the same voltage
level that is asserted on V
IO. VIO is available in two
configurations (1.8–2.9 V and 3.0–5.0 V) for operation
in various system environments.
For example, a V
I/O of 4.5–5.0 volts allows for I/O at
the 5 volt level, driving and receiving signals to and
from other 5 V devices on the same data bus.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V
IH.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
Operation
CE#
OE#
WE#
RESET#
WP#
ACC
Addresses
DQ0–
DQ15
Read
L
H
XX
A
IN
D
OUT
Write (Program/Erase)
L
H
L
H
X
AIN
Accelerated Program
L
H
L
H
V
HH
A
IN
Standby
VCC ±
0.3 V
XX
VCC ±
0.3 V
XH
X
High-Z
Output Disable
L
H
XX
X
High-Z
Reset
X
L
XX
X
High-Z
Sector Group Protect (Note 2)
L
H
L
VID
HX
SA, A6 = L,
A1 = H, A0 = L
Sector Group Unprotect
LH
L
VID
HX
SA, A6 = H,
A1 = H, A0 = L
Temporary Sector Group
Unprotect
XX
X
V
ID
HX
A
IN
相关PDF资料
PDF描述
Am29LV641DL90RZE 8 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor
AM3505AZERA MICROPROCESSOR, PBGA484
AM3505AZER MICROPROCESSOR, PBGA484
AM41PDS3224DT11IT SPECIALTY MEMORY CIRCUIT, PBGA73
AM42-0040 5900 MHz - 6400 MHz RF/MICROWAVE NARROW BAND MEDIUM POWER AMPLIFIER
相关代理商/技术参数
参数描述
AM29LV641DL120RFI 制造商:Advanced Micro Devices 功能描述:
AM29LV641DL-90REF 制造商:Advanced Micro Devices 功能描述:
AM29LV641ML112REI 制造商:Advanced Micro Devices 功能描述:
AM29LV641ML120REI 制造商:Spansion 功能描述:Flash Mem Parallel 3.3V 64M-Bit 4M x 16 120ns 48-Pin TSOP
AM29LV800B-120DGC1 制造商:Spansion 功能描述:3V 8M FLASH KNOWN GOOD DIE W/BOTTOM BOOT (COMMERCIAL TEMP) - Gel-pak, waffle pack, wafer, diced wafer on film