收藏本站
参数资料
型号： APA1000-CGS624B
厂商： Microsemi SoC
文件页数： 92/178页
文件大小： 0K
描述： IC FPGA PROASIC+ 1M 624-CGA
标准包装： 1
系列： ProASICPLUS
RAM 位总计： 202752
输入/输出数： 440
门数： 1000000
电源电压： 2.3 V ~ 2.7 V
安装类型： 通孔
封装/外壳： 624-BCCGA
供应商设备封装： 624-CCGA（32.5x32.5）
ProASICPLUS Flash Family FPGAs
2- 10
v5.9
Timing Control and
Characteristics
ProASICPLUS Clock Management System
ProASICPLUS devices provide designers with very flexible
clock conditioning capabilities. Each member of the
ProASICPLUS family contains two phase-locked loop (PLL)
blocks which perform the following functions:
Clock Phase Adjustment via Programmable Delay
(250 ps steps from –7 ns to +8 ns)
Clock Skew Minimization
Clock Frequency Synthesis
Each PLL has the following key features:
Input Frequency Range (fIN) = 1.5 to 180 MHz
Feedback Frequency Range (fVCO) = 24 to 180 MHz
Output Frequency Range (fOUT) = 8 to 180 MHz
Output Phase Shift = 0 ° and 180 °
Output Duty Cycle = 50%
Low Output Jitter (maximum at 25°C)
–fVCO <10 MHz. Jitter ±1% or better
–
10 MHz < fVCO < 60 MHz. Jitter ±2% or better
–fVCO > 60 MHz. Jitter ±1% or better
Note: Jitter (ps) = Jitter (%) × period
For Example:
Low Power Consumption – 6.9 mW (max. – analog
supply) + 7.0 W/MHz (max. – digital supply)
Physical Implementation
Each side of the chip contains a clock conditioning circuit
based on a 180 MHz PLL block (Figure 2-11 on page
2-11). Two global multiplexed lines extend along each
side of the chip to provide bidirectional access to the PLL
on that side (neither MUX can be connected to the
opposite side's PLL). Each global line has optional LVPECL
input pads (described below). The global lines may be
driven by either the LVPECL global input pad or the
outputs from the PLL block, or both. Each global line can
be driven by a different output from the PLL. Unused
global pins can be configured as regular I/Os or left
unconnected. They default to an input with pull-up. The
two signals available to drive the global networks are as
follows (Figure 2-12 on page 2-12, Table 2-7 on page 2-
12, and Table 2-8 on page 2-13):
Global A (secondary clock)
Output from Global MUX A
Conditioned version of PLL output (fOUT) – delayed
or advanced
Divided version of either of the above
Further delayed version of either of the above
(0.25 ns, 0.50 ns, or 4.00 ns delay)1
Global B
Output from Global MUX B
Delayed or advanced version of fOUT
Divided version of either of the above
Further delayed version of either of the above
(0.25 ns, 0.50 ns, or 4.00 ns delay)2
Functional Description
Each PLL block contains four programmable dividers as
shown in Figure 2-11 on page 2-11. These allow
frequency scaling of the input clock signal as follows:
The n divider divides the input clock by integer
factors from 1 to 32.
The m divider in the feedback path allows
multiplication of the input clock by integer factors
ranging from 1 to 64.
The two dividers together can implement any
combination
of
multiplication
and
division
resulting in a clock frequency between 24 and 180
MHz exiting the PLL core. This clock has a fixed
50% duty cycle.
The output frequency of the PLL core is given by
the formula in EQ 2-1 (fREF is the reference clock
frequency):
fOUT = fREF × m ÷ n
EQ 2-1
The third and fourth dividers (u and v) permit the
signals applied to the global network to each be
further divided by integer factors ranging from 1
to 4.
The implementations shown in EQ 2-2 and EQ 2-3 enable
the user to define a wide range of frequency multiplier
and divisors.
EQ 2-2
EQ 2-3
Jitter in picoseconds at 100 MHz = 0.01 × (1/100E6) = 100 ps
Maximum Acquisition
Time
= 80 s for fVCO > 40 MHz
= 30 s for fVCO < 40 MHz
1. This mode is available through the delay feature of the global MUX driver.
f
GLB
m
nu
×
()
-----------------
=
f
GLA
m
nv
×
()
-----------------
=
相关PDF资料
PDF描述
AS1747-BTDT IC SWITCH DUAL SPDT 10-TDFN
AS1753V-T IC SWITCH QUAD SPST 16TQFN
AS2522B-T IC LINE INTERFACE TELEPH 32-TQFP
AS2522B IC LINE INTERFACE TELEPH 32-TQFP
AS2524-T IC LINE INTERFACE/SPKRPH 28-SOIC
相关代理商/技术参数
参数描述
APA1000-CGS624M 制造商:Microsemi Corporation 功能描述:FPGA ProASICPLUS Family 1M Gates 180MHz 0.22um Technology 2.5V 624-Pin CCGA 制造商:Microsemi Corporation 功能描述:APA1000-CGS624M - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA PROASIC+ 1M 624CCGA
APA1000-CQ208B 功能描述:IC FPGA PROASIC+ 1M 208-CQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:ProASICPLUS 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA（27x27）
APA1000-CQ208M 制造商:Microsemi Corporation 功能描述:FPGA ProASICPLUS Family 1M Gates 180MHz 0.22um Technology 2.5V 208-Pin CQFP 制造商:Microsemi Corporation 功能描述:FPGA PROASICPLUS 1M GATES 180MHZ 0.22UM 2.5V 208CQFP - Trays
APA1000-CQ352B 功能描述:IC FPGA PROASIC+ 1M 352-CQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:ProASICPLUS 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA（27x27）
APA1000-CQ352M 制造商:Microsemi Corporation 功能描述:FPGA ProASICPLUS Family 1M Gates 180MHz 0.22um Technology 2.5V 352-Pin CQFP 制造商:Microsemi Corporation 功能描述:FPGA PROASICPLUS 1M GATES 180MHZ 0.22UM 2.5V 352CQFP - Trays
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*