AS8501 - Data Sheet
austriamicrosystems
Revision 1.1, 04-April-06
www.austriamicrosystems.com
Page 13 of 40
For an clock frequency of 8.192 MHz it can vary between
16 000 kHz and 1.95 Hz.
In the dual mode the ASSP is switching automatically between the two channels and it needs at least one measurement for each polarity to get a valid
measurement. In addition the ASSP needs some time to reprogram the internal registers and switches. Therefore the maximum sampling frequency is
limited to 7.5 kHz for the above given clock frequency. The internal averaging is not working in the dual mode, but the sampling frequency can be
different for each channel.
7.3.2
Calibration
The calibration of the ASSP is done by a test setup as follows:
-
room temperature calibration of the internal temperature sensor
-
absolute input-output calibration for all gain settings
-
TC calibration for the measurement path for gain 24
The absolute input-output calibration of the gain ranges is done that way that for a given input voltage 30 000 digits at the output are produced:
Table 7.2.2
In addition the ASSP receives an individual 24-bit serial number.
The TC-value of the output (total measurement path) for G24 is trimmed to a minimum value by selecting the best setting of the TRIMBTC subregister
of the TRR register (see 7.5.7).
A similar calibration is done for the other subregisters TRIMBV, TRIMA and TRIMC for the absolute value of the reference voltage, the offset of the PGA
and the current source respectively.
All these data are stored in the ZZR register according to the stored ZZR-register mapping‘ given in 8.6.2
7.4
Modes of operation
The AS8501 can run in different operation modes, which are selected and activated via the serial interface.
Detailed description:
Mode 0: MZL
In power-on reset sequence, which is initiated by the on-chip power-on reset circuit whenever the power is connected , the registers are loaded from the
Zener-Zap memory.
Mode 1: MMS
Measurement mode where the definition is taken from the registers CRA and CRG defined later on. The measurements are continuous and measured
results are available after the ready flag (INTN pin) is set to LO. The result can be read by the C any time after this bit is set to LO. However, to obtain
the best noise performances the result should be read when INTN pin is at LO state. All modules are in power-up.
Mode 2: MMD
Dual channel measurement mode. Two consecutive different measurements are performed according to the settings in the configuration registers CRA,
CRB and CRG defined later (usually CRA defining current measurements and CRB voltage measurement). One complete measurement is performed
with each setting. CRG register holds common settings.
The measurements are continuous (A,B,A,B). The 17th bit in the output register defines, which measurement has been executed according to the
definition LO=A, HI=B.
The number of consecutive measurements with equal configuration is defined in register CRG (bits s3,s2,s1,s0). All modules are in power-up.
Mode 3: MWU
In this wake-up mode the internal clock finclk=256kHz is running and one complete measurement is performed in the period from 1 to 1.5 s with the
parameter settings of the CRA register. Before the actual measurement is performed the logic powers up all internal circuits especially the AGND and
the Vref. If the external load is higher than 70 kOhms both signals can be used for external triggering or even as interrupt for the C.
If the external clock is not running, this input should be high impedance. To achieve a stable low idle current the oversampling ratio should be set to
R1=128 and the CFG register must be programmed to x00003, see also 7.5 ‘Register description’. It is assumed that the threshold level in the THR
register is defined within the 16 bit range, if not the default value is 210
After one measurement is finished all modules except the on- board oscillator and divider are switched into power down condition to save power. The
MSR register is updated with the last measurement result. Whenever this value exceeds the digital threshold the (wake-up) INTN pin goes LO for one
clock cycle to trigger the wake-up event in the external C.
gain
input/mV
output/digits
1
720
30 000
6
120
30 000
24
30
30 000
50
15
30 000
100
7.5
30 000
ams
AG
Technical
content
still
valid