参数资料
型号: AT17LV002-10SU
厂商: Atmel
文件页数: 23/26页
文件大小: 0K
描述: IC EEPROM SRL CONFG 2M LV 20SOIC
标准包装: 38
可编程类型: 串行 EEPROM
存储容量: 2Mb
电源电压: 3 V ~ 3.6 V,4.5 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 20-SOIC(0.295",7.50mm 宽)
供应商设备封装: 20-SOIC W
包装: 管件
配用: ATDH2225-ND - CABLE ISP FOR AT17
ATDH2200E-ND - CONFIGURATOR PROGRAM BOARD KIT
6
2321I–CNFG–2/08
AT17LV65/128/256/512/010/002/040
3.
Device Description
The control signals for the configuration EEPROM (CE, RESET/OE and CCLK) interface directly
with the FPGA device control signals. All FPGA devices can control the entire configuration pro-
cess and retrieve data from the configuration EEPROM without requiring an external intelligent
controller.
The configuration EEPROM RESET/OE and CE pins control the tri-state buffer on the DATA
output pin and enable the address counter. When RESET/OE is driven High, the configuration
EEPROM resets its address counter and tri-states its DATA pin. The CE pin also controls the
output of the AT17LV series configurator. If CE is held High after the RESET/OE reset pulse, the
counter is disabled and the DATA output pin is tri-stated. When OE is subsequently driven Low,
the counter and the DATA output pin are enabled. When RESET/OE is driven High again, the
address counter is reset and the DATA output pin is tri-stated, regardless of the state of CE.
When the configurator has driven out all of its data and CEO is driven Low, the device tri-states
the DATA pin to avoid contention with other configurators. Upon power-up, the address counter
is automatically reset.
This is the default setting for the device. Since almost all FPGAs use RESET Low and OE High,
this document will describe RESET/OE.
Note:
1. The CEO feature is not available on the AT17LV65 device.
4.
Pin Description
Name
I/O
AT17LV65/
AT17LV128/
AT17LV256
AT17LV512/
AT17LV010
AT17LV002
AT17LV040
8
DIP/
LAP/
SOIC
20
PLCC
20
SOIC
8
DIP/
LAP
20
PLCC
20
SOIC
8
DIP/
LAP/
SOIC
20
PLCC
20
SOIC
44
TQFP
44
TQFP
DATA
I/O
122121121
40
CLK
I
244243243
43
WP1
I
––––5––5––
RESET/OE
I
3
66368368
13
WP2
I
–7––7––
CE
I
4
8848
10
48
10
15
GND
5
10
10510
11510
11
18
CEO
O
614
14614
13
614
13
21
A2
I
READY
O
––––
15
––
15
23
SER_EN
I
7
17
17717
18717
18
35
V
CC
820
20820
20
38
相关PDF资料
PDF描述
T86E226K035EBAS CAP TANT 22UF 35V 10% 2917
1235F8 BATTERY PK S-HD 12.0V C SZ ZINC
LTC4252-2IMS8#TR IC CNTRLR HOTSWAP NEGVOLT 8-MSOP
VI-B62-EU-B1 CONVERTER MOD DC/DC 15V 200W
THF686K015P1F CAP TANT 68UF 15V 10% AXIAL
相关代理商/技术参数
参数描述
AT17LV002-10TQC 功能描述:FPGA-配置存储器 2M bit FPGA RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20
AT17LV002-10TQI 功能描述:FPGA-配置存储器 Serial EEPROM RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20
AT17LV002-10TQU 功能描述:FPGA-配置存储器 2M 3.3V 10MHz RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20
AT17LV002A 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory
AT17LV002A-10BJC 功能描述:FPGA-配置存储器 CONFIG SER EEPROM-2M ALTERA PINOUT-10MHZ RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20