- 您现在的位置：买卖IC网 > PDF目录19904 > AT17LV002-10SU (Atmel)IC EEPROM SRL CONFG 2M LV 20SOIC PDF资料下载
参数资料
| 型号： | AT17LV002-10SU |
| 厂商： | Atmel |
| 文件页数： | 25/26页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM SRL CONFG 2M LV 20SOIC |
| 标准包装： | 38 |
| 可编程类型： | 串行 EEPROM |
| 存储容量： | 2Mb |
| 电源电压： | 3 V ~ 3.6 V，4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 20-SOIC W |
| 包装： | 管件 |
| 配用： | ATDH2225-ND - CABLE ISP FOR AT17 ATDH2200E-ND - CONFIGURATOR PROGRAM BOARD KIT |
8
2321I–CNFG–2/08
AT17LV65/128/256/512/010/002/040
4.10
A2
Device selection input, A2. This is used to enable (or select) the device during programming
(i.e., when SER_EN is Low). A2 has an internal pull-down resistor.
4.11
READY
Open collector reset state indicator. Driven Low during power-up reset, released when power-up
is complete. It is recommended to use a 4.7 k
pull-up resistor when this pin is used.
4.12
SER_EN
Serial enable must be held High during FPGA loading operations. Bringing SER_EN Low
enables the Two-Wire Serial Programming Mode. For non-ISP applications, SER_EN should be
tied to V
CC.
4.13
V
CC
3.3V (±10%) and 5.0V (±5% Commercial, ±10% Industrial) power supply pin.
5.
FPGA Master Serial Mode Summary
The I/O and logic functions of any SRAM-based FPGA are established by a configuration pro-
gram. The program is loaded either automatically upon power-up, or on command, depending
on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the config-
uration program from an external memory. The AT17LV Serial Configuration EEPROM has
been designed for compatibility with the Master Serial mode.
This document discusses the Atmel AT40K, AT40KAL and AT94KAL applications as well as Xil-
inx applications.
6.
Control of Configuration
Most connections between the FPGA device and the AT17LV Serial EEPROM are simple and
self-explanatory.
The DATA output of the AT17LV series configurator drives DIN of the FPGA devices.
The master FPGA CCLK output drives the CLK input of the AT17LV series configurator.
The CEO output of any AT17LV series configurator drives the CE input of the next
configurator in a cascaded chain of EEPROMs.
SER_EN must be connected to V
CC (except during ISP).
The READY(1) pin is available as an open-collector indicator of the device’s reset status; it is
driven Low while the device is in its power-on reset cycle and released (tri-stated) when the
cycle is complete.
Note:
1. This pin is not available for the AT17LV65/128/256 devices.
相关PDF资料 |
PDF描述 |
|---|---|
| T86E226K035EBAS | CAP TANT 22UF 35V 10% 2917 |
| 1235F8 | BATTERY PK S-HD 12.0V C SZ ZINC |
| LTC4252-2IMS8#TR | IC CNTRLR HOTSWAP NEGVOLT 8-MSOP |
| VI-B62-EU-B1 | CONVERTER MOD DC/DC 15V 200W |
| THF686K015P1F | CAP TANT 68UF 15V 10% AXIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT17LV002-10TQC | 功能描述:FPGA-配置存储器 2M bit FPGA RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20 |
| AT17LV002-10TQI | 功能描述:FPGA-配置存储器 Serial EEPROM RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20 |
| AT17LV002-10TQU | 功能描述:FPGA-配置存储器 2M 3.3V 10MHz RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20 |
| AT17LV002A | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV002A-10BJC | 功能描述:FPGA-配置存储器 CONFIG SER EEPROM-2M ALTERA PINOUT-10MHZ RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20 |
发布紧急采购，3分钟左右您将得到回复。