参数资料
| 型号： | ISL6323ACRZ |
| 厂商： | Intersil |
| 文件页数： | 24/36页 |
| 文件大小： | 0K |
| 描述： | IC PWM CTRLR SYNC BUCK DL 48QFN |
| 标准包装： | 43 |
| 应用： | 控制器，AMD SVI |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 2 |
| 输出电压： | 最高 2V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ISL6323A
Open Sense Line Protection
-
OCL
+
142μA
I 1
In the case that either of the remote sense lines, VSEN or
GND, become open, the ISL6323A is designed to detect this
and shut down the controller. This event is detected by
-
I AVG
100μA
I NB
NB ONLY
-
OCP
+
REPEAT FOR EACH
CORE CHANNEL
100μA
OCP
+
CORE ONLY
monitoring small currents that are fed out the VSEN and
RGND pins. In the event of an open sense line fault, the
controller will continue to remain off until the fault goes away,
at which point the controller will re-initiate a soft-start
sequence.
Overcurrent Protection
The ISL6323A takes advantage of the proportionality
SOFT-START, FAULT
AND CONTROL LOGIC
between the load current and the average current, I AVG , to
detect an overcurrent condition. See “Continuous Current
NB ONLY
1.8V
+
OVP
-
measured. Once the average current exceeds 100μA, a
comparator triggers the converter to begin overcurrent
ISEN_NB+
DAC - 300mV
CORE ONLY
-
+
+
UV
protection procedures. The Core regulator and the North
Bridge regulator have the same type of overcurrent
protection.
The overcurrent trip threshold is dictated by the DCR of the
1.8V
-
OVP
VDDPWRGD
inductors, the number of active channels, the DC gain of the
inductor RC filter and the R SET resistor. The overcurrent trip
I OCP = 100 μ A ? ------------- ? ---- ? ? ---------- ? R SET ? – ---------------------------------------- ? ----------------
2 ? L ? f S
? 400 ?
V IN
DAC + 250mV
-
+
-
OV
threshold is shown in Equation 20.
DCR K
N 1 3 V IN – N ? V OUT V OUT
(EQ. 20)
VSEN
DAC - 300mV
+
UV
Where:
R 2
ISL6323A INTERNAL CIRCUITRY
FIGURE 15. POWER-GOOD AND PROTECTION CIRCUITRY
K = ---------------------
R 1 + R 2
Pre-POR Overvoltage Protection
Prior to PVCC and VCC exceeding their POR levels, the
ISL6323A is designed to protect either load from any
overvoltage events that may occur. This is accomplished by
means of an internal 10k Ω resistor tied from PHASE to
LGATE, which turns on the lower MOSFET to control the
output voltage until the overvoltage event ceases or the input
power supply cuts off. For complete protection, the low side
MOSFET should have a gate threshold well below the
maximum voltage rating of the load/microprocessor.
In the event that during normal operation the PVCC or VCC
voltage falls back below the POR threshold, the pre-POR
overvoltage protection circuitry reactivates to protect from
any more pre-POR overvoltage events.
Undervoltage Detection
The undervoltage threshold is set at VDAC - 300mV typical.
When the output voltage (VSEN-RGND) is below the
undervoltage threshold, PGOOD gets pulled low. No other
action is taken by the controller. PGOOD will return high if
the output voltage rises above VDAC - 250mV typical.
24
f SW = Switching Frequency
Equation 20 is valid for both the Core regulator and the
North Bridge regulator. This equation includes the DC load
current as well as the total ripple current contributed by all
the phases. For the North Bridge regulator, N is 1.
During soft-start, the overcurrent trip point is boosted by a
factor of 1.4. Instead of comparing the average measured
current to 100μA, the average current is compared to 140μA.
Immediately after soft-start is over, the comparison level
changes to 100μA. This is done to allow for start-up into an
active load while still supplying output capacitor in-rush
current.
CORE REGULATOR OVERCURRENT
At the beginning of overcurrent shutdown, the controller sets
all of the UGATE and LGATE signals low, puts PWM3 and
PWM4 (if active) in a high-impedance state, and forces
VDDPWRGD low. This turns off all of the upper and lower
MOSFETs. The system remains in this state for fixed period
of 12ms. If the controller is still enabled at the end of this wait
FN6878.1
May 12, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| LD6806CX4/25H,315 | IC REG LDO 2.5V .2A 4WLCSP |
| 420USC390MEFCSN30X40 | CAP ALUM 390UF 420V 20% SNAP-IN |
| 2256-19L | POWER CHOKE 33UH MOLDED AXIAL |
| ISL6422BEVEZ-T | IC VREG DUAL LNB W/I2C 38EPTSSOP |
| 160MXG1500MEFCSN30X35 | CAP ALUM 1500UF 160V 20% SNAP-IN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT32UC3C2512C-Z2UR | 制造商:Atmel Corporation 功能描述:MCU 32-bit AT32 AVR RISC 512KB Flash 3.3V/5V 64-Pin QFN EP T/R 制造商:Atmel Corporation 功能描述:512KB FLASH 64QFN(-40?C TO 85?C) T&R - Tape and Reel 制造商:Atmel Corporation 功能描述:IC MCU 32BIT 512KB FLASH 64QFN 制造商:Atmel Corporation 功能描述:32-bit Microcontrollers - MCU 512KB Flash 64QFN (-40oC to 85oC) 制造商:Atmel Corporation 功能描述:512KB Flash 64QFN(-40C to 85C) T&R |
| AT32UC3C2512C-Z2UT | 制造商:Atmel Corporation 功能描述:512KFLASH AUTO - Trays |
| AT32UC3C2512C-Z2ZES | 制造商:Atmel Corporation 功能描述:512KFLASH UC3C AUTO - QFN64 ENG SAMPLE - Bulk |
| AT32UC3C2512C-Z2ZR | 功能描述:32位微控制器 - MCU 512KB FL,-40/125oC AUTO RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| AT32UC3C2512C-Z2ZT | 功能描述:32位微控制器 - MCU 512KB FL,-40/125oC AUTO RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。