参数资料
| 型号： | ISL6323ACRZ |
| 厂商： | Intersil |
| 文件页数： | 18/36页 |
| 文件大小： | 0K |
| 描述： | IC PWM CTRLR SYNC BUCK DL 48QFN |
| 标准包装： | 43 |
| 应用： | 控制器，AMD SVI |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 2 |
| 输出电压： | 最高 2V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ISL6323A
ISL6323A is designed to support the potential change of
state of these inputs. If VFIXEN is high, the IC decodes the
SVC and SVD states per Table 3.
Once enabled, the ISL6323A begins to soft-start both VDD
and VDDNB planes to the programmed VFIX level. The
internal soft-start circuitry slowly stair steps the reference up
to the target value and this results in a controlled ramp of the
power planes. Once soft-start has ended and both output
planes are within regulation limits, the VDDPWRGD pin
transitions high. If the EN input falls below the enable falling
threshold, then the controller ramps both VDD and VDDNB
down to near zero.
SVI MODE
Once the controller has successfully soft-started and
VDDPWRGD transitions high, the Northbridge SVI interface
can assert PWROK to signal the ISL6323A to prepare for
SVI commands. The controller actively monitors the SVI
interface for set VID commands to move the plane voltages
to start-up VID values. Details of the SVI Bus protocol are
Once the set VID command is received, the ISL6323A
decodes the information to determine which plane and the
VID target required (see Table 4). The internal DAC circuitry
steps the required output plane voltage to the new VID level.
During this time one or both of the planes could be targeted.
In the event the core voltage plane, VDD, is commanded to
power off by serial VID commands, the VDDPWRGD signal
remains asserted. The Northbridge voltage plane must
remain active during this time.
If the PWROK input is deasserted, then the controller steps
both VDD and VDDNB planes back to the stored Pre-
PWROK metal VID level in the holding register from initial
soft-start. No attempt is made to read the SVC and SVD
inputs during this time. If PWROK is reasserted, then the
on-board SVI interface waits for a set VID command.
If VDDPWRGD deasserts during normal operation, both
voltage planes are powered down in a controlled fashion.
The internal DAC circuitry stair steps both outputs down to
near zero.
provided in the AMD Design Guide for Voltage Regulator
Controllers Accepting Serial VID Codes specification.
TABLE 4. SERIAL VID CODES
SVID[6:0]
000_0000b
000_0001b
000_0010b
000_0011b
000_0100b
000_0101b
000_0110b
000_0111b
000_1000b
000_1001b
000_1010b
000_1011b
000_1100b
000_1101b
000_1110b
000_1111b
001_0000b
001_0001b
001_0010b
001_0011b
001_0100b
001_0101b
001_0110b
001_0111b
001_1000b
001_1001b
VOLTAGE (V)
1.5500
1.5375
1.5250
1.5125
1.5000
1.4875
1.4750
1.4625
1.4500
1.4375
1.4250
1.4125
1.4000
1.3875
1.3750
1.3625
1.3500
1.3375
1.3250
1.3125
1.3000
1.2875
1.2750
1.2625
1.2500
1.2375
SVID[6:0]
010_0000b
010_0001b
010_0010b
010_0011b
010_0100b
010_0101b
010_0110b
010_0111b
010_1000b
010_1001b
010_1010b
010_1011b
010_1100b
010_1101b
010_1110b
010_1111b
011_0000b
011_0001b
011_0010b
011_0011b
011_0100b
011_0101b
011_0110b
011_0111b
011_1000b
011_1001b
VOLTAGE (V)
1.1500
1.1375
1.1250
1.1125
1.1000
1.0875
1.0750
1.0625
1.0500
1.0375
1.0250
1.0125
1.0000
0.9875
0.9750
0.9625
0.9500
0.9375
0.9250
0.9125
0.9000
0.8875
0.8750
0.8625
0.8500
0.8375
SVID[6:0]
100_0000b
100_0001b
100_0010b
100_0011b
100_0100b
100_0101b
100_0110b
100_0111b
100_1000b
100_1001b
100_1010b
100_1011b
100_1100b
100_1101b
100_1110b
100_1111b
101_0000b
101_0001b
101_0010b
101_0011b
101_0100b
101_0101b
101_0110b
101_0111b
101_1000b
101_1001b
VOLTAGE (V)
0.7500
0.7375
0.7250
0.7125
0.7000
0.6875
0.6750
0.6625
0.6500
0.6375
0.6250
0.6125
0.6000
0.5875
0.5750
0.5625
0.5500
0.5375
0.5250
0.5125
0.5000
0.4875 *
0.4750 *
0.4625 *
0.4500 *
0.4375 *
SVID[6:0]
110_0000b
110_0001b
110_0010b
110_0011b
110_0100b
110_0101b
110_0110b
110_0111b
110_1000b
110_1001b
110_1010b
110_1011b
110_1100b
110_1101b
110_1110b
110_1111b
111_0000b
111_0001b
111_0010b
111_0011b
111_0100b
111_0101b
111_0110b
111_0111b
111_1000b
111_1001b
VOLTAGE (V)
0.3500 *
0.3375 *
0.3250 *
0.3125 *
0.3000 *
0.2875 *
0.2750 *
0.2625 *
0.2500 *
0.2375 *
0.2250 *
0.2125 *
0.2000 *
0.1875 *
0.1750 *
0.1625 *
0.1500 *
0.1375 *
0.1250 *
0.1125 *
0.1000 *
0.0875 *
0.0750 *
0.0625 *
0.0500 *
0.0375 *
18
FN6878.1
May 12, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| LD6806CX4/25H,315 | IC REG LDO 2.5V .2A 4WLCSP |
| 420USC390MEFCSN30X40 | CAP ALUM 390UF 420V 20% SNAP-IN |
| 2256-19L | POWER CHOKE 33UH MOLDED AXIAL |
| ISL6422BEVEZ-T | IC VREG DUAL LNB W/I2C 38EPTSSOP |
| 160MXG1500MEFCSN30X35 | CAP ALUM 1500UF 160V 20% SNAP-IN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6323ACRZR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONT. FOR CORE+NORTHBRIDGE,1 PHASE PSI, 3.4MHZ SVI - Rail/Tube 制造商:Intersil Corporation 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN |
| ISL6323ACRZ-T | 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6323ACRZ-TR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONTROLLER, CORE+NORTHBRIDGE,1 PHASE PSI,3.4MHZ SV - Tape and Reel 制造商:Intersil Corporation 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN |
| ISL6323ACRZ-TR5453 | 制造商:Intersil Corporation 功能描述:STD. ISL6323ACRZ-T WITH GOLD BOND WIRE ONLY, T&R - Tape and Reel |
| ISL6323AIRZ | 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。