- 您现在的位置：买卖IC网 > PDF目录381452 > AT45DB011D_07 (Atmel Corp.) 1-megabit 2.7-volt DataFlash PDF资料下载
参数资料
| 型号： | AT45DB011D_07 |
| 厂商： | Atmel Corp. |
| 英文描述： | 1-megabit 2.7-volt DataFlash |
| 中文描述： | 1兆位2.7伏的DataFlash |
| 文件页数： | 2/52页 |
| 文件大小： | 1107K |
| 代理商： | AT45DB011D_07 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
2
3639B–DFLASH–02/07
AT45DB011D [Preliminary]
The device is optimized for use in many commercial and industrial applications where high-den-
sity, low-pin count, low-voltage and low-power are essential.
To allow for simple in-system reprogrammability, the AT45DB011D does not require high input
voltages for programming. The device operates from a single power supply, 2.7V to 3.6V, for
both the program and read operations. The AT45DB011D is enabled through the chip select pin
(CS) and accessed via a three-wire interface consisting of the Serial Input (SI), Serial Output
(SO), and the Serial Clock (SCK).
All programming and erase cycles are self-timed.
2.
Pin Configurations and Pinouts
Table 2-1.
Pin Configurations
Symbol
Name and Function
Asserted
State
Type
CS
Chip Select:
Asserting the CS pin selects the device. When the CS pin is deasserted, the device will be deselected
and normally be placed in the standby mode (not Deep Power-Down mode), and the output pin (SO) will be in a
high-impedance state. When the device is deselected, data will not be accepted on the input pin (SI).
A high-to-low transition on the CS pin is required to start an operation, and a low-to-high transition is required to
end an operation. When ending an internally self-timed operation such as a program or erase cycle, the device
will not enter the standby mode until the completion of the operation.
Low
Input
SCK
Serial Clock:
This pin is used to provide a clock to the device and is used to control the flow of data to and from
the device. Command, address, and input data present on the SI pin is always latched on the rising edge of SCK,
while output data on the SO pin is always clocked out on the falling edge of SCK.
–
Input
SI
Serial Input:
The SI pin is used to shift data into the device. The SI pin is used for all data input including
command and address sequences. Data on the SI pin is always latched on the rising edge of SCK.
–
Input
SO
Serial Output:
The SO pin is used to shift data out from the device. Data on the SO pin is always clocked out on
the falling edge of SCK.
–
Output
WP
Write Protect:
When the WP pin is asserted, all sectors specified for protection by the Sector Protection Register will
be protected against program and erase operations regardless of whether the Enable Sector Protection command
has been issued or not. The WP pin functions independently of the software controlled protection method. After the
WP pin goes low, the content of the Sector Protection Register cannot be modified.
If a program or erase command is issued to the device while the WP pin is asserted, the device will simply ignore
the command and perform no operation. The device will return to the idle state once the CS pin has been
deasserted. The Enable Sector Protection command and Sector Lockdown command, however, will be
recognized by the device when the WP pin is asserted.
The WP pin is internally pulled-high and may be left floating if hardware controlled protection will not be used.
However, it is recommended that the WP pin also be externally connected to V
CC
whenever possible.
Low
Input
RESET
Reset:
A low state on the reset pin (RESET) will terminate the operation in progress and reset the internal state
machine to an idle state. The device will remain in the reset condition as long as a low level is present on the RESET
pin. Normal operation can resume once the RESET pin is brought back to a high level.
The device incorporates an internal power-on reset circuit, so there are no restrictions on the RESET pin during
power-on sequences. If this pin and feature are not utilized it is recommended that the RESET pin be driven high
externally.
Low
Input
V
CC
Device Power Supply:
The V
CC
pin is used to supply the source voltage to the device.
Operations at invalid V
CC
voltages may produce spurious results and should not be attempted.
–
Power
GND
Ground:
The ground reference for the power supply. GND should be connected to the system ground.
–
Ground
相关PDF资料 |
PDF描述 |
|---|---|
| AT45DB011D-MU | 1-megabit 2.7-volt DataFlash |
| AT45DB011D-SSU | 1-megabit 2.7-volt DataFlash |
| AT45DB011D-SU | 1-megabit 2.7-volt DataFlash |
| AT45DB011 | 1-megabit 2.7-volt Only Serial DataFlash(1M位 2.7V串行数据闪速存储器) |
| AT45DB021B-CU | 2-megabit 2.7-volt Only DataFlash |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT45DB011D-DWF | 制造商:Adesto Technologies Corporation 功能描述:1M DATAFLASH, 8-UDFN,IND,GRN,NIPDAU - 1MB, DATAFLASH, WAFER, - Gel-pak, waffle pack, wafer, diced wafer on film 制造商:Adesto Technologies Corporation 功能描述:DIE/WAFER FLASH 1MBIT 66MHZ |
| AT45DB011D-MH SL954 | 制造商:Adesto Technologies Corporation 功能描述:IC FLASH 1MBIT 66MHZ 8UDFN |
| AT45DB011D-MH-SL954 | 制造商:Adesto Technologies Corporation 功能描述:8-UDFN (5X6), IND TEMP, 2.7V, TRAY, 256 BYTE PAGE - Trays 制造商:Adesto Technologies Corporation 功能描述:Flash 1M, 66MHz, 2.7-3.6V DataFlash |
| AT45DB011D-MH-SL955 | 制造商:Adesto Technologies Corporation 功能描述:8-UDFN (5X6), IND TEMP, 2.7V, T&R, 256 BYTE PAGE - Tape and Reel 制造商:Adesto Technologies Corporation 功能描述:IC FLASH 1MBIT 66MHZ 8UDFN 制造商:Adesto Technologies Corporation 功能描述:Flash 1M, 66MHz 2.7-3.6V DataFlash |
| AT45DB011D-MH-T | 功能描述:闪存 1M 2.7-3.6V, 66Mhz Serial 闪存 RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。