- 您现在的位置：买卖IC网 > Datasheet目录313 > AT45DB642-TC (Atmel)IC FLASH 64MBIT 20MHZ 40TSOP Datasheet资料下载
参数资料
| 型号： | AT45DB642-TC |
| 厂商： | Atmel |
| 文件页数： | 4/37页 |
| 文件大小： | 0K |
| 描述： | IC FLASH 64MBIT 20MHZ 40TSOP |
| 标准包装： | 120 |
| 格式 - 存储器： | 闪存 |
| 存储器类型： | DataFLASH |
| 存储容量： | 64M（8192 页 x 1056 字节） |
| 速度： | 20MHz 串行/5MHz 并行 |
| 接口： | 并行/串行 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 40-TFSOP（0.724"，18.40mm 宽） |
| 供应商设备封装： | 40-TSOP |
| 包装： | 托盘 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
CONTINUOUS ARRAY READ: By supplying an initial starting address for the main memory
array, the Continuous Array Read command can be utilized to sequentially read a continuous
stream of data from the device by simply providing a clock signal; no additional addressing
information or control signals need to be provided. The DataFlash incorporates an internal
address counter that will automatically increment on every clock cycle, allowing one continu-
ous read operation without the need of additional address sequences. To perform a
continuous read, an opcode of 68H or E8H must be clocked into the device followed by three
address bytes (which comprise the 24-bit page and byte address sequence) and a series of
don ’ t care bytes (four don ’ t care bytes if using the serial interface or 60 don ’ t care bytes if
using the parallel interface). The first 13 bits (PA12 - PA0) of the 24-bit (three byte) address
sequence specify which page of the main memory array to read, and the last 11 bits (BA10 -
BA0) of the 24-bit address sequence specify the starting byte address within the page. The
four or 60 don ’ t care bytes that follow the three address bytes are needed to initialize the read
operation. Following the don ’ t care bytes, additional clock pulses on the SCK/CLK pin will
result in data being output on either the SO (serial output) pin or the parallel output pins (I/O7-
I/O0).
The CS pin must remain low during the loading of the opcode, the address bytes, the don ’ t
care bytes, and the reading of data. When the end of a page in main memory is reached dur-
ing a Continuous Array Read, the device will continue reading at the beginning of the next
page with no delays incurred during the page boundary crossover (the crossover from the end
of one page to the beginning of the next page). When the last bit (or byte if using the parallel
interface mode) in the main memory array has been read, the device will continue reading
back at the beginning of the first page of memory. As with crossing over page boundaries, no
delays will be incurred when wrapping around from the end of the array to the beginning of the
array.
A low-to-high transition on the CS pin will terminate the read operation and tri-state the output
pins (SO or I/O7-I/O0). The maximum SCK/CLK frequency allowable for the Continuous Array
Read is defined by the f CAR specification. The Continuous Array Read bypasses both data
buffers and leaves the contents of the buffers unchanged.
BURST ARRAY READ WITH SYNCHRONOUS DELAY: The Burst Array Read with Synchro-
nous Delay functions very similarly to the Continuous Array Read operation but allows much
higher read throughputs by utilizing faster clock frequencies. It incorporates a synchronous
delay (through the use of don't care clock cycles) when crossing over page boundaries. To
perform a Burst Array Read with Synchronous Delay, an opcode of 69H or E9H must be
clocked into the device followed by three address bytes (which comprise the 24-bit page and
byte address sequence) and a series of don't care bytes (four don't care bytes if using the
serial interface or 60 don't care bytes if using the parallel interface). The first 13 bits (PA12-
PA0) of the 24-bit (three byte) address sequence specify which page of the main memory
array to read, and the last 11 bits (BA10-BA0) of the 24-bit address sequence specify the start-
ing byte address within the page. The don't care bytes that follow the three address bytes are
needed to initialize the read operation. Following the don't care bytes, additional clock pulses
on the SCK/CLK pin will result in data being output on either the SO pin or the I/O7-I/O0 pins.
4
AT45DB642
1638F – DFLSH – 09/02
相关PDF资料 |
PDF描述 |
|---|---|
| AT88CK9000-8TH | CRYPTO PROGRAMMER BOARD 8-TSSOP |
| AT88SC12816C-MJ | IC EEPROM 128KBIT 1.5MHZ M2J |
| AT88SC25616C-MJ | IC EEPROM 256BIT 1.5MHZ M2J |
| AT88SC3216C-MJ | IC EEPROM 32KBIT 1.5MHZ M2J |
| AT88SC6416C-MJ | IC EEPROM 64KBIT 1.5MHZ M2J |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT45DB642-TI | 功能描述:闪存 64M bit RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| AT45DB64D2-CNU | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:32-bit Microcontrollers |
| AT45DCB002 | 功能描述:存储卡 2M bit RoHS:否 制造商:Olimex Ltd. 产品:SD 存储容量: 连续读取: 连续写入: 有源模式电流: 工作电源电压: 最大工作温度: 尺寸: |
| AT45DCB002D | 功能描述:存储卡 CARD 2M BYTE RoHS:否 制造商:Olimex Ltd. 产品:SD 存储容量: 连续读取: 连续写入: 有源模式电流: 工作电源电压: 最大工作温度: 尺寸: |
| AT45DCB004 | 功能描述:DATAFLASH CARD 4MEGABYTE RoHS:否 类别:存储卡，模块 >> 存储器，PC 卡 系列:- 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD? |
发布紧急采购，3分钟左右您将得到回复。