参数资料
型号: AT89LP213-20PU
厂商: Atmel
文件页数: 48/98页
文件大小: 0K
描述: MCU 8051 2K FLASH 20MHZ 14-PDIP
产品培训模块: MCU Product Line Introduction
标准包装: 25
系列: 89LP
核心处理器: 8051
芯体尺寸: 8-位
速度: 20MHz
连通性: SPI
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 12
程序存储器容量: 2KB(2K x 8)
程序存储器类型: 闪存
RAM 容量: 128 x 8
电压 - 电源 (Vcc/Vdd): 2.4 V ~ 5.5 V
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 14-DIP(0.300",7.62mm)
包装: 管件
52
3538E–MICRO–11/10
AT89LP213/214
Notes:
1. Set up the clock mode before enabling the SPI: set all bits needed in SPCR except the SPE bit, then set SPE.
2. Enable the master SPI prior to the slave device.
3. Slave echoes master on the next Tx if not loaded with new data.
Table 18-1.
SPCR – SPI Control Register
SPCR Address = E9H
Reset Value = 0000 0000B
Not Bit Addressable
SPIE
SPE
DORD
MSTR
CPOL
CPHA
SPR1
SPR0
Bit
765432
10
Symbol
Function
SPIE
SPI interrupt enable. This bit, in conjunction with the ES bit in the IE register, enables SPI interrupts: SPIE = 1 and ES = 1
enable SPI interrupts. SPIE = 0 disables SPI interrupts.
SPE
SPI enable. SPI = 1 enables the SPI channel and connects SS, MOSI, MISO and SCK to pins P1.4, P1.5, P1.6, and P1.7.
SPI = 0 disables the SPI channel.
DORD
Data order. DORD = 1 selects LSB first data transmission. DORD = 0 selects MSB first data transmission.
MSTR
Master/slave select. MSTR = 1 selects Master SPI mode. MSTR = 0 selects slave SPI mode.
CPOL
Clock polarity. When CPOL = 1, SCK is high when idle. When CPOL = 0, SCK of the master device is low when not
transmitting. Please refer to figure on SPI clock phase and polarity control.
CPHA
Clock phase. The CPHA bit together with the CPOL bit controls the clock and data relationship between master and
slave. Please refer to figure on SPI clock phase and polarity control.
SPR0
SPR1
SPI clock rate select. These two bits control the SCK rate of the device configured as master. SPR1 and SPR0 have no
effect on the slave. The relationship between SCK and the oscillator frequency, F
OSC., is as follows:
SPR1
SPR0
SCK
00
f
OSC/4
01
f
OSC/8
10
f
OSC/32
11
f
OSC/64
Table 18-2.
SPDR – SPI Data Register
SPDR Address = EAH
Reset Value = 00H (after cold reset)
unchanged (after warm reset)
Not Bit Addressable
SPD7
SPD6
SPD5
SPD4
SPD3
SPD2
SPD1
SPD0
Bit
76543210
相关PDF资料
PDF描述
VE-B5X-IX-F4 CONVERTER MOD DC/DC 5.2V 75W
V375A36E500BG CONVERTER MOD DC/DC 36V 500W
AT89LP214-20XU MCU 8051 2K FLASH 20MHZ 14-TSSOP
VE-B5X-IW-F2 CONVERTER MOD DC/DC 5.2V 100W
V375A36E500BF3 CONVERTER MOD DC/DC 36V 500W
相关代理商/技术参数
参数描述
AT89LP213-20SU 功能描述:8位微控制器 -MCU SINGLE CYCLE 2K ISP FLASH 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP213-20XU 功能描述:8位微控制器 -MCU SINGLE CYCLE 2K ISP FLASH 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP214-16XI 功能描述:8位微控制器 -MCU Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP214-20PU 功能描述:8位微控制器 -MCU SINGLE CYCLE 2K ISP FLASH 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
AT89LP214-20SU 功能描述:8位微控制器 -MCU SINGLE CYCLE 2K ISP FLASH 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT